{"id":"https://openalex.org/W2960021955","doi":"https://doi.org/10.1145/3337801.3337805","title":"The Evaluation of Partial Reconfiguration for a Multi-board FPGA System FiCSW","display_name":"The Evaluation of Partial Reconfiguration for a Multi-board FPGA System FiCSW","publication_year":2019,"publication_date":"2019-06-06","ids":{"openalex":"https://openalex.org/W2960021955","doi":"https://doi.org/10.1145/3337801.3337805","mag":"2960021955"},"language":"en","primary_location":{"id":"doi:10.1145/3337801.3337805","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3337801.3337805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003893151","display_name":"Miho Yamakura","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Miho Yamakura","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080549879","display_name":"Kazuei Hironaka","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuei Hironaka","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087249363","display_name":"Keita Azegami","orcid":"https://orcid.org/0000-0001-7150-7712"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keita Azegami","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067024539","display_name":"Kazusa Musha","orcid":"https://orcid.org/0000-0001-9216-5758"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazusa Musha","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":1.2337,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77862209,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.987500011920929,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9360049962997437},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8447580337524414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6484391689300537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5643531084060669},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5327313542366028},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4697321653366089},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.42461490631103516},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4175738990306854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3991564214229584},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10192662477493286},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07793447375297546}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9360049962997437},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8447580337524414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6484391689300537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5643531084060669},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5327313542366028},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4697321653366089},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.42461490631103516},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4175738990306854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3991564214229584},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10192662477493286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07793447375297546}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3337801.3337805","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3337801.3337805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1617961193","https://openalex.org/W2043542037","https://openalex.org/W2183064252","https://openalex.org/W2511789865","https://openalex.org/W2761039450","https://openalex.org/W2792199345","https://openalex.org/W4232418947","https://openalex.org/W4248003330"],"related_works":["https://openalex.org/W2388221044","https://openalex.org/W2169423330","https://openalex.org/W2365440700","https://openalex.org/W1804588337","https://openalex.org/W2359570116","https://openalex.org/W2348677765","https://openalex.org/W4284886232","https://openalex.org/W2133066180","https://openalex.org/W2373709139","https://openalex.org/W2127802353"],"abstract_inverted_index":{"FiC":[0,66],"(Flow-in-Cloud)":[1],"is":[2,28],"a":[3,8],"multi-FPGA":[4],"system":[5],"to":[6,84],"realize":[7],"monolithic":[9],"large":[10],"FPGA":[11,27,42,57],"image":[12],"with":[13,19,60],"multiple":[14],"cost-efficient":[15],"mid-range":[16],"FPGAs":[17],"connected":[18],"flexible":[20],"and":[21,35,40,78,81],"high":[22],"bandwidth":[23],"interconnection":[24],"network.":[25],"The":[26],"used":[29],"as":[30],"both":[31],"for":[32,64,88],"computational":[33],"resource":[34],"the":[36,56,61,65,72,86,92,96],"network":[37,93],"circuit":[38],"switch,":[39],"separating":[41],"regions":[43],"by":[44],"partial":[45],"reconfiguration":[46],"(PR)":[47],"design":[48,58,74,77],"technique.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"will":[54],"introduce":[55],"methodology":[59,75],"PR":[62],"technique":[63],"system.":[67],"Evaluation":[68],"result":[69],"shows":[70],"that":[71],"proposed":[73],"reduces":[76],"configuration":[79],"time,":[80],"it":[82],"enables":[83],"replace":[85],"region":[87],"computation":[89],"without":[90],"stopping":[91],"running":[94],"on":[95],"same":[97],"FPGA.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}