{"id":"https://openalex.org/W2944523874","doi":"https://doi.org/10.1145/3321454.3321475","title":"Implementation of 4-Bit Data Transmission for Accessing SD Card with FPGA Embedded Soft Processor","display_name":"Implementation of 4-Bit Data Transmission for Accessing SD Card with FPGA Embedded Soft Processor","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2944523874","doi":"https://doi.org/10.1145/3321454.3321475","mag":"2944523874"},"language":"en","primary_location":{"id":"doi:10.1145/3321454.3321475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3321454.3321475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 4th International Conference on Intelligent Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005791128","display_name":"Gul Munir Ujjan","orcid":null},"institutions":[{"id":"https://openalex.org/I139322472","display_name":"Universiti Sains Malaysia","ror":"https://ror.org/02rgb2k63","country_code":"MY","type":"education","lineage":["https://openalex.org/I139322472"]},{"id":"https://openalex.org/I151746803","display_name":"NED University of Engineering and Technology","ror":"https://ror.org/05db8zr24","country_code":"PK","type":"education","lineage":["https://openalex.org/I151746803"]}],"countries":["MY","PK"],"is_corresponding":false,"raw_author_name":"Gul Munir Ujjan","raw_affiliation_strings":["School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia, Computer & Information Systems Engineering Department, NED University of Engineering & Technology, University road Karachi, Sindh, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia, Computer & Information Systems Engineering Department, NED University of Engineering & Technology, University road Karachi, Sindh, Pakistan","institution_ids":["https://openalex.org/I151746803","https://openalex.org/I139322472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112435282","display_name":"Abdul Malik","orcid":null},"institutions":[{"id":"https://openalex.org/I139322472","display_name":"Universiti Sains Malaysia","ror":"https://ror.org/02rgb2k63","country_code":"MY","type":"education","lineage":["https://openalex.org/I139322472"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Abdul Malik","raw_affiliation_strings":["School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia","institution_ids":["https://openalex.org/I139322472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011727199","display_name":"Shakil Ahmed","orcid":"https://orcid.org/0000-0002-4804-5940"},"institutions":[{"id":"https://openalex.org/I34478861","display_name":"Sir Syed University of Engineering and Technology","ror":"https://ror.org/02n4kqn31","country_code":"PK","type":"education","lineage":["https://openalex.org/I34478861"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Shakil Ahmed","raw_affiliation_strings":["Department of Computer Engineering, Sir Syed University of Engineering and Technology Karachi, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sir Syed University of Engineering and Technology Karachi, Pakistan","institution_ids":["https://openalex.org/I34478861"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023027350","display_name":"Mohd Zaid Abdullah","orcid":"https://orcid.org/0000-0002-5747-9812"},"institutions":[{"id":"https://openalex.org/I139322472","display_name":"Universiti Sains Malaysia","ror":"https://ror.org/02rgb2k63","country_code":"MY","type":"education","lineage":["https://openalex.org/I139322472"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Mohd Zaid Abdullah","raw_affiliation_strings":["School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, Engineering Campus, Universiti Sains Malaysia, Penang, Malaysia","institution_ids":["https://openalex.org/I139322472"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2468,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47455052,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9667999744415283,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9448000192642212,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.8314123153686523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7848572134971619},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.676875650882721},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6691410541534424},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6560667157173157},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6210793256759644},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.52567058801651},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.505266010761261},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.48516303300857544}],"concepts":[{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.8314123153686523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7848572134971619},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.676875650882721},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6691410541534424},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6560667157173157},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6210793256759644},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.52567058801651},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.505266010761261},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.48516303300857544}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3321454.3321475","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3321454.3321475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 4th International Conference on Intelligent Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W146017581","https://openalex.org/W1972886842","https://openalex.org/W2007124468","https://openalex.org/W2040604090","https://openalex.org/W2067820221","https://openalex.org/W2103520588","https://openalex.org/W2314545725","https://openalex.org/W4237215534","https://openalex.org/W6605915012","https://openalex.org/W6823551833"],"related_works":["https://openalex.org/W2162623979","https://openalex.org/W2109992022","https://openalex.org/W2365569181","https://openalex.org/W2158571935","https://openalex.org/W2355008012","https://openalex.org/W2376054928","https://openalex.org/W2348079428","https://openalex.org/W3202354107","https://openalex.org/W2361025405","https://openalex.org/W2364029699"],"abstract_inverted_index":{"Secure":[0],"Digital":[1],"(SD)":[2],"cards":[3],"being":[4],"removable,":[5],"non-volatile":[6],"and":[7,61,81,137],"flash":[8],"memory":[9,80],"in":[10,17,120],"nature,":[11],"are":[12],"highly":[13],"preferred":[14],"for":[15,66,102,111],"use":[16],"FPGA":[18,26,132],"based":[19,76],"systems":[20],"as":[21,34],"secondary":[22],"storage.":[23],"Currently":[24],"most":[25],"developers":[27],"prefer":[28],"1-bit":[29,160],"SD":[30,40,68,82],"mode":[31,69],"data":[32,70,103,146,161],"transmission":[33,162],"a":[35,64,158,165],"mean":[36],"to":[37,43,87,157],"access":[38],"the":[39,44,51,59,89,95,98,106,115,148],"card":[41,83],"due":[42],"complexity":[45],"of":[46,63,91,97,145,168],"4-bit":[47,67],"serial":[48],"design.":[49],"Hence,":[50],"speed":[52],"is":[53,85,109,118,125,151],"significantly":[54],"compromised.":[55],"This":[56],"paper":[57],"discusses":[58],"design":[60,113],"implementation":[62],"firmware":[65,150],"transmission.":[71],"A":[72],"simple":[73],"hardware":[74,112],"application":[75],"on":[77,127],"switches,":[78],"buttons,":[79],"interface":[84],"used":[86,110],"illustrate":[88],"functionality":[90],"proposed":[92],"firmware,":[93],"particularly":[94],"generation":[96],"required":[99],"control":[100,117],"signal":[101],"access.":[104],"Meanwhile":[105],"Verilog":[107],"HDL":[108],"while":[114],"software":[116],"coded":[119],"C":[121],"language.":[122],"The":[123],"system":[124],"implemented":[126],"Altera":[128],"DE-4":[129],"board":[130],"with":[131],"Stratix":[133],"IV":[134],"GX":[135],"EP4SGX230":[136],"32-bit":[138],"NIOS-II":[139],"embedded":[140],"soft":[141],"processor.":[142],"In":[143],"terms":[144],"throughput":[147],"new":[149],"80":[152],"%":[153],"much":[154],"faster":[155],"compared":[156],"standard":[159],"when":[163],"accessing":[164],"single":[166],"block":[167],"data.":[169]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}