{"id":"https://openalex.org/W2954586490","doi":"https://doi.org/10.1145/3318170.3318180","title":"Exploring Portability and Performance of OpenCL FPGA Kernels on Intel HARPv2","display_name":"Exploring Portability and Performance of OpenCL FPGA Kernels on Intel HARPv2","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2954586490","doi":"https://doi.org/10.1145/3318170.3318180","mag":"2954586490"},"language":"en","primary_location":{"id":"doi:10.1145/3318170.3318180","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3318170.3318180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on OpenCL","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004461689","display_name":"Anthony M. Cabrera","orcid":"https://orcid.org/0000-0002-6561-0382"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anthony M. Cabrera","raw_affiliation_strings":["Washington University in St. Louis, St. Louis, Missouri, USA"],"affiliations":[{"raw_affiliation_string":"Washington University in St. Louis, St. Louis, Missouri, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006814645","display_name":"Roger D. Chamberlain","orcid":"https://orcid.org/0000-0002-7207-6106"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roger D. Chamberlain","raw_affiliation_strings":["Washington University in St. Louis, St. Louis, Missouri, USA"],"affiliations":[{"raw_affiliation_string":"Washington University in St. Louis, St. Louis, Missouri, USA","institution_ids":["https://openalex.org/I204465549"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004461689"],"corresponding_institution_ids":["https://openalex.org/I204465549"],"apc_list":null,"apc_paid":null,"fwci":1.9261,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85546569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.9386845231056213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8411992192268372},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7662078738212585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6821807622909546},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45907801389694214},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4534171223640442},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41121941804885864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35795408487319946}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.9386845231056213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8411992192268372},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7662078738212585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6821807622909546},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45907801389694214},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4534171223640442},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41121941804885864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35795408487319946},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3318170.3318180","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3318170.3318180","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on OpenCL","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1978885894","https://openalex.org/W1983394510","https://openalex.org/W1990315422","https://openalex.org/W2018055497","https://openalex.org/W2053968820","https://openalex.org/W2080592089","https://openalex.org/W2094756095","https://openalex.org/W2133156997","https://openalex.org/W2143599190","https://openalex.org/W2405102949","https://openalex.org/W2472500612","https://openalex.org/W2524901373","https://openalex.org/W2542189141","https://openalex.org/W2584616277","https://openalex.org/W2613514830","https://openalex.org/W2624868339","https://openalex.org/W2731118616","https://openalex.org/W2742152118","https://openalex.org/W2763483435","https://openalex.org/W2777015551","https://openalex.org/W2785874054","https://openalex.org/W2786635306","https://openalex.org/W2793009992","https://openalex.org/W2885090147","https://openalex.org/W2894590528","https://openalex.org/W2902469261","https://openalex.org/W2927326457","https://openalex.org/W3100822741"],"related_works":["https://openalex.org/W1601407282","https://openalex.org/W1574423241","https://openalex.org/W2374381978","https://openalex.org/W2904397376","https://openalex.org/W3034872807","https://openalex.org/W2421088343","https://openalex.org/W4206432387","https://openalex.org/W2117014006","https://openalex.org/W2342177175","https://openalex.org/W2473515899"],"abstract_inverted_index":{"FPGAs":[0,40],"offer":[1],"a":[2,72,80,85],"heterogenous":[3],"compute":[4],"solution":[5],"to":[6,26,52,67],"the":[7,15,24,44,94,101],"continuous":[8],"desire":[9],"for":[10],"increased":[11],"performance":[12],"by":[13,111],"enabling":[14],"creation":[16],"of":[17,58,100],"application-specific":[18],"hardware":[19,60],"that":[20,82,107],"accelerates":[21],"computation.":[22],"While":[23],"barrier":[25],"entry":[27],"has":[28,78],"historically":[29],"been":[30],"steep,":[31],"advances":[32],"in":[33,71],"High":[34],"Level":[35],"Synthesis":[36],"(HLS)":[37],"are":[38],"making":[39],"more":[41],"accessible.":[42],"Specifically,":[43],"Intel":[45,77],"FPGA":[46,63,92],"OpenCL":[47],"SDK":[48],"allows":[49,65],"software":[50],"designers":[51],"abstract":[53],"away":[54],"low":[55],"level":[56,74],"details":[57],"architecting":[59],"on":[61],"an":[62],"and":[64,89],"them":[66],"author":[68],"computational":[69],"kernels":[70],"higher":[73],"language.":[75],"Furthermore,":[76],"developed":[79],"system":[81],"incorporates":[83],"both":[84],"multicore":[86],"Xeon":[87],"CPU":[88],"Arria":[90],"10":[91],"into":[93],"same":[95],"chip":[96],"package":[97],"as":[98],"part":[99],"Heterogeneous":[102],"Accelerator":[103],"Research":[104],"Program":[105],"(HARP)":[106],"can":[108],"be":[109],"targeted":[110],"their":[112],"SDK.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}