{"id":"https://openalex.org/W2945038515","doi":"https://doi.org/10.1145/3316781.3322470","title":"Distributed Timing Analysis at Scale","display_name":"Distributed Timing Analysis at Scale","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2945038515","doi":"https://doi.org/10.1145/3316781.3322470","mag":"2945038515"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3322470","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3322470","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3322470","source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3322470","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["ECE Dept, UIUC, IL"],"affiliations":[{"raw_affiliation_string":"ECE Dept, UIUC, IL","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084483224","display_name":"Chun-Xun Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Xun Lin","raw_affiliation_strings":["ECE Dept, UIUC, IL"],"affiliations":[{"raw_affiliation_string":"ECE Dept, UIUC, IL","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Martin D. F. Wong","raw_affiliation_strings":["ECE Dept, UIUC, IL"],"affiliations":[{"raw_affiliation_string":"ECE Dept, UIUC, IL","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088685794"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.04303253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timer","display_name":"Timer","score":0.8933022022247314},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8149875402450562},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7798517942428589},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7724123001098633},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.6018929481506348},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.474107563495636},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4305031895637512},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4105527102947235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34830522537231445},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12055221199989319}],"concepts":[{"id":"https://openalex.org/C2776633867","wikidata":"https://www.wikidata.org/wiki/Q186612","display_name":"Timer","level":3,"score":0.8933022022247314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149875402450562},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7798517942428589},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7724123001098633},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.6018929481506348},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.474107563495636},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4305031895637512},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4105527102947235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34830522537231445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12055221199989319},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3316781.3322470","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3322470","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3322470","source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3316781.3322470","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3322470","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3322470","source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5365444937","display_name":null,"funder_award_id":"FA-650-18-2-7843","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G7340338837","display_name":null,"funder_award_id":"CCF-1718883","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2945038515.pdf","grobid_xml":"https://content.openalex.org/works/W2945038515.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W192446467","https://openalex.org/W1988735606","https://openalex.org/W2082336354","https://openalex.org/W2397503904","https://openalex.org/W2771136647","https://openalex.org/W2799567470","https://openalex.org/W2895790300","https://openalex.org/W2963366311","https://openalex.org/W6666676899","https://openalex.org/W6691443481"],"related_works":["https://openalex.org/W2360439717","https://openalex.org/W2388292776","https://openalex.org/W2765214557","https://openalex.org/W2361181213","https://openalex.org/W1031622928","https://openalex.org/W2350005463","https://openalex.org/W2011430815","https://openalex.org/W4321606653","https://openalex.org/W2064720525","https://openalex.org/W2111125783"],"abstract_inverted_index":{"As":[0],"the":[1,7,21,25,64,84],"design":[2,28],"complexities":[3],"continue":[4],"to":[5,9,24,48],"grow,":[6],"need":[8],"efficiently":[10],"analyze":[11],"circuit":[12],"timing":[13],"with":[14,77,93],"billions":[15],"of":[16,70],"transistors":[17],"is":[18],"quickly":[19],"becoming":[20],"major":[22],"bottleneck":[23],"overall":[26],"chip":[27],"flow.":[29],"In":[30],"this":[31],"work":[32],"we":[33],"introduce":[34],"a":[35,68,75],"distributed":[36,65],"timer":[37,66,86],"that":[38,83],"(1)":[39],"has":[40,58],"scalable":[41],"performance,":[42],"(2)":[43],"can":[44],"be":[45],"seamless":[46],"integrable":[47],"existing":[49],"EDA":[50],"applications,":[51],"(3)":[52],"enables":[53],"transparent":[54],"resource":[55],"management,":[56],"(4)":[57],"robust":[59],"fault-tolerant":[60],"control.":[61],"We":[62],"evaluate":[63],"using":[67],"set":[69],"large":[71],"industry":[72],"benchmarks":[73],"on":[74],"cluster":[76],"24":[78],"nodes.":[79],"The":[80],"results":[81],"show":[82],"proposed":[85],"achieves":[87],"full":[88],"accuracy":[89],"over":[90],"all":[91],"designs":[92],"high":[94],"performance":[95],"and":[96],"good":[97],"scalability.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":4}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}