{"id":"https://openalex.org/W2939908742","doi":"https://doi.org/10.1145/3316781.3317876","title":"Painting on Placement","display_name":"Painting on Placement","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2939908742","doi":"https://doi.org/10.1145/3316781.3317876","mag":"2939908742"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317876","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029321729","display_name":"Cunxi Yu","orcid":"https://orcid.org/0000-0003-3481-307X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cunxi Yu","raw_affiliation_strings":["CSL, Cornell University"],"affiliations":[{"raw_affiliation_string":"CSL, Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037210004","display_name":"Zhiru Zhang","orcid":"https://orcid.org/0000-0002-0778-0308"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiru Zhang","raw_affiliation_strings":["CSL, Cornell University"],"affiliations":[{"raw_affiliation_string":"CSL, Cornell University","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029321729"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":5.1875,"has_fulltext":false,"cited_by_count":83,"citation_normalized_percentile":{"value":0.96102773,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7754751443862915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537491321563721},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7431576251983643},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7387875914573669},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5446190237998962},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5205367803573608},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4886220097541809},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4301639795303345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2563575506210327}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7754751443862915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537491321563721},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7431576251983643},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7387875914573669},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5446190237998962},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5205367803573608},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4886220097541809},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4301639795303345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2563575506210327},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3316781.3317876","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G5751326144","display_name":null,"funder_award_id":"ISRA","funder_id":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation"}],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1832693441","https://openalex.org/W1901129140","https://openalex.org/W1903029394","https://openalex.org/W1981627777","https://openalex.org/W2005602803","https://openalex.org/W2099471712","https://openalex.org/W2125389028","https://openalex.org/W2163605009","https://openalex.org/W2257979135","https://openalex.org/W2604486584","https://openalex.org/W2625434482","https://openalex.org/W2751894798","https://openalex.org/W2755596500","https://openalex.org/W2804151869","https://openalex.org/W2806756614","https://openalex.org/W2886700560","https://openalex.org/W2889669826","https://openalex.org/W2899885603","https://openalex.org/W2962793481","https://openalex.org/W2962949351","https://openalex.org/W2963073614"],"related_works":["https://openalex.org/W2180598069","https://openalex.org/W2064910292","https://openalex.org/W2903073708","https://openalex.org/W2098851424","https://openalex.org/W2132668926","https://openalex.org/W2185927297","https://openalex.org/W4237664122","https://openalex.org/W2080477602","https://openalex.org/W4246906907","https://openalex.org/W2169510384"],"abstract_inverted_index":{"Physical":[0],"design":[1],"process":[2],"commonly":[3],"consumes":[4],"hours":[5],"to":[6,27,31,60,83],"days":[7],"for":[8,21,87],"large":[9],"designs,":[10],"and":[11,94],"routing":[12,23,50,68],"is":[13,70,81],"known":[14],"as":[15,72],"the":[16,46,53,67],"most":[17],"critical":[18],"step.":[19],"Demands":[20],"accurate":[22],"quality":[24],"prediction":[25],"raise":[26],"a":[28,107],"new":[29],"level":[30],"accelerate":[32],"hardware":[33],"innovation":[34],"with":[35,56],"advanced":[36],"technology":[37],"nodes.":[38],"This":[39],"work":[40],"presents":[41],"an":[42,73],"approach":[43,80],"that":[44],"forecasts":[45],"density":[47],"of":[48],"all":[49],"channels":[51],"over":[52],"entire":[54],"floorplan,":[55],"features":[57],"collected":[58],"up":[59],"placement,":[61,102],"using":[62,103],"conditional":[63],"GANs.":[64],"Specifically,":[65],"forecasting":[66,96],"congestion":[69,97],"constructed":[71],"image":[74],"translation":[75],"(colorization)":[76],"problem.":[77],"The":[78],"proposed":[79],"applied":[82],"a)":[84],"placement":[85,92],"exploration":[86,93],"minimum":[88],"congestion,":[89],"b)":[90],"constrained":[91],"c)":[95],"in":[98],"real-time":[99],"during":[100],"incremental":[101],"eight":[104],"designs":[105],"targeting":[106],"fixed":[108],"FPGA":[109],"architecture.":[110]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":16},{"year":2021,"cited_by_count":12},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}