{"id":"https://openalex.org/W2946283131","doi":"https://doi.org/10.1145/3316781.3317834","title":"Graph-Morphing","display_name":"Graph-Morphing","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2946283131","doi":"https://doi.org/10.1145/3316781.3317834","mag":"2946283131"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317834","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090610227","display_name":"Yu Zou","orcid":"https://orcid.org/0000-0002-4541-6638"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Zou","raw_affiliation_strings":["University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060908808","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-3225-4406"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.2157,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.32510811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/morphing","display_name":"Morphing","score":0.9401798248291016},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.8437143564224243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8113565444946289},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6305258274078369},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.6093173623085022},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5482915639877319},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5272354483604431},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.4323379099369049},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41492825746536255},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33260926604270935},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.30259451270103455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20501145720481873},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.1257585883140564},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12516310811042786},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.10377055406570435},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07351970672607422}],"concepts":[{"id":"https://openalex.org/C50637493","wikidata":"https://www.wikidata.org/wiki/Q1136781","display_name":"Morphing","level":2,"score":0.9401798248291016},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.8437143564224243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8113565444946289},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6305258274078369},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.6093173623085022},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5482915639877319},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5272354483604431},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.4323379099369049},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41492825746536255},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33260926604270935},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.30259451270103455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20501145720481873},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.1257585883140564},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12516310811042786},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10377055406570435},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07351970672607422},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3316781.3317834","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1494930385","https://openalex.org/W1509560532","https://openalex.org/W1832683484","https://openalex.org/W1970141743","https://openalex.org/W2000031176","https://openalex.org/W2020458826","https://openalex.org/W2039974221","https://openalex.org/W2125703639","https://openalex.org/W2128912208","https://openalex.org/W2143230897","https://openalex.org/W2250539055","https://openalex.org/W2282294254","https://openalex.org/W2332864379","https://openalex.org/W2507391457","https://openalex.org/W2588368824","https://openalex.org/W2792647449","https://openalex.org/W2809266395"],"related_works":["https://openalex.org/W4200123712","https://openalex.org/W1977185554","https://openalex.org/W2177020196","https://openalex.org/W1429949169","https://openalex.org/W4206432387","https://openalex.org/W3139770841","https://openalex.org/W2588449239","https://openalex.org/W1987090939","https://openalex.org/W2183878227","https://openalex.org/W2107725926"],"abstract_inverted_index":{"Non-stencil":[0],"kernels":[1],"with":[2,76],"irregular":[3],"memory":[4],"access":[5],"patterns":[6],"pose":[7],"unique":[8],"challenges":[9],"to":[10,33,41,63],"achieving":[11],"high":[12],"computing":[13,37],"performance":[14,49,73],"and":[15,27,57,61],"hardware":[16,79],"efficiency":[17],"in":[18],"FPGA":[19],"high-level":[20],"synthesis.":[21],"We":[22],"present":[23],"a":[24,35,88],"highly":[25],"versatile":[26],"systematic":[28],"approach,":[29],"termed":[30],"as":[31],"Graph-Morphing,":[32],"constructing":[34],"reconfigurable":[36],"engine":[38],"specifically":[39],"optimized":[40],"perform":[42],"non-stencil":[43,83],"kernel":[44,84],"computing.":[45],"Graph-Morphing":[46,69,86],"achieves":[47,70],"significant":[48],"improvement":[50,74],"by":[51],"fragmenting":[52],"operations":[53],"across":[54],"loop":[55],"iterations":[56],"subsequently":[58],"rescheduling":[59],"computation":[60],"data":[62],"maximize":[64],"overall":[65],"performance.":[66],"In":[67],"experiments,":[68],"2-13":[71],"times":[72],"albeit":[75],"significantly":[77],"more":[78],"usage.":[80],"For":[81],"accelerating":[82],"computing,":[85],"proposes":[87],"new":[89],"research":[90],"direction.":[91]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2019-05-29T00:00:00"}