{"id":"https://openalex.org/W2946068432","doi":"https://doi.org/10.1145/3316781.3317821","title":"Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms","display_name":"Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2946068432","doi":"https://doi.org/10.1145/3316781.3317821","mag":"2946068432"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317821","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/166417","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059220833","display_name":"Junnan Shan","orcid":"https://orcid.org/0000-0001-9405-8825"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Junnan Shan","raw_affiliation_strings":["Department of Electronics and Communications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Department of Electronics and Communications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031451250","display_name":"Jordi Cortadella","orcid":"https://orcid.org/0000-0001-8114-250X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Cortadella","raw_affiliation_strings":["Department of Computer Science, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Communications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai T. Lazarescu","raw_affiliation_strings":["Department of Electronics and Communications, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059220833"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.222,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87431971,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.826155424118042},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7510004639625549},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6761913299560547},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6679527759552002},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4843400716781616},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.48387110233306885},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.4297766387462616},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4105471968650818},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3856561779975891},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37689900398254395},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.363180935382843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2196003794670105},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12398111820220947}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.826155424118042},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7510004639625549},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6761913299560547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6679527759552002},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4843400716781616},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.48387110233306885},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.4297766387462616},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4105471968650818},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3856561779975891},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37689900398254395},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.363180935382843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2196003794670105},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12398111820220947},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3316781.3317821","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/359439","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/166417","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/359439","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/166417","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2088899870","https://openalex.org/W2094756095","https://openalex.org/W2139270694","https://openalex.org/W2165100134","https://openalex.org/W2165973617","https://openalex.org/W2618530766","https://openalex.org/W2757637133","https://openalex.org/W3100932218","https://openalex.org/W4235344346"],"related_works":["https://openalex.org/W4252124899","https://openalex.org/W4250204977","https://openalex.org/W2043640140","https://openalex.org/W2122690624","https://openalex.org/W4361194010","https://openalex.org/W1974716894","https://openalex.org/W4376862083","https://openalex.org/W4312676584","https://openalex.org/W1974272726","https://openalex.org/W1979984064"],"abstract_inverted_index":{"FPGA-based":[0],"accelerators":[1],"demonstrated":[2],"high":[3],"energy":[4],"efficiency":[5],"compared":[6],"to":[7,36],"GPUs":[8],"and":[9,55,83,87],"CPUs.":[10],"However,":[11],"single":[12],"FPGA":[13,97],"designs":[14],"may":[15],"not":[16],"achieve":[17],"sufficient":[18],"task":[19],"parallelism.":[20],"In":[21],"this":[22],"work,":[23],"we":[24,40,67],"optimize":[25],"the":[26,42,53,64,77,92,96],"mapping":[27],"of":[28,57,73,91],"high-performance":[29],"multi-kernel":[30],"applications,":[31],"like":[32],"Convolutional":[33],"Neural":[34],"Networks,":[35],"multi-FPGA":[37],"platforms.":[38],"First,":[39],"formulate":[41],"system":[43],"level":[44],"optimization":[45],"problem,":[46],"choosing":[47],"within":[48],"a":[49,71,88],"huge":[50],"design":[51],"space":[52],"parallelism":[54],"number":[56],"compute":[58,93],"units":[59,94],"for":[60],"each":[61],"kernel":[62],"in":[63],"pipeline.":[65],"Then":[66],"solve":[68],"it":[69],"using":[70],"combination":[72],"Geometric":[74],"Programming,":[75],"producing":[76],"optimum":[78],"performance":[79],"solution":[80],"given":[81],"resource":[82],"DRAM":[84],"bandwidth":[85],"constraints,":[86],"heuristic":[89],"allocator":[90],"on":[95],"cluster.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}