{"id":"https://openalex.org/W2945577986","doi":"https://doi.org/10.1145/3316781.3317775","title":"Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse","display_name":"Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2945577986","doi":"https://doi.org/10.1145/3316781.3317775","mag":"2945577986"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317775","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3317775","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3317775","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3317775","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100434618","display_name":"Jinwoo Kim","orcid":"https://orcid.org/0000-0003-4380-6656"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jinwoo Kim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022173483","display_name":"Heechun Park","orcid":"https://orcid.org/0000-0003-2796-518X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heechun Park","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064436855","display_name":"Eric Qin","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Qin","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074768327","display_name":"Hyoukjun Kwon","orcid":"https://orcid.org/0000-0001-9824-1352"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyoukjun Kwon","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112436799","display_name":"Venkata Chaitanya","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkata Chaitanya","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009406984","display_name":"Venkata Chaitanya Krishna Chekuri","orcid":"https://orcid.org/0000-0002-3175-3350"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishna Chekuri","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069048656","display_name":"Nihar Dasari","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nihar Dasari","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079752672","display_name":"Arvind Singh","orcid":"https://orcid.org/0000-0001-5238-7196"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Singh","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101557260","display_name":"Minah Lee","orcid":"https://orcid.org/0000-0002-3800-802X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minah Lee","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065505938","display_name":"Hakki Mert Torun","orcid":"https://orcid.org/0000-0002-9611-1658"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hakki Mert Torun","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008272623","display_name":"Kallol Roy","orcid":"https://orcid.org/0000-0002-6557-2689"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kallol Roy","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085554167","display_name":"Madhavan Swaminathan","orcid":"https://orcid.org/0000-0003-1729-2807"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Madhavan Swaminathan","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034089074","display_name":"Tushar Krishna","orcid":"https://orcid.org/0000-0001-5738-6942"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tushar Krishna","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":16,"corresponding_author_ids":["https://openalex.org/A5100434618"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.4952,"has_fulltext":true,"cited_by_count":54,"citation_normalized_percentile":{"value":0.93138246,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7683613300323486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6665008068084717},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6169583797454834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5840624570846558},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5686883330345154},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5619624257087708},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.5553666949272156},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5526132583618164},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.551459550857544},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5455268621444702},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4894532263278961},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4412245750427246},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.43627607822418213},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4332254230976105},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4273145794868469},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.31958866119384766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23955675959587097},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14294499158859253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1342189610004425},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.09827011823654175}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7683613300323486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6665008068084717},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6169583797454834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5840624570846558},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5686883330345154},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5619624257087708},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5553666949272156},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5526132583618164},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.551459550857544},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5455268621444702},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4894532263278961},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4412245750427246},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.43627607822418213},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4332254230976105},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4273145794868469},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31958866119384766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23955675959587097},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14294499158859253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1342189610004425},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.09827011823654175},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3316781.3317775","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3317775","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3317775","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3316781.3317775","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3316781.3317775","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3316781.3317775","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G692614662","display_name":null,"funder_award_id":"N00014-17-1-2950","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2945577986.pdf","grobid_xml":"https://content.openalex.org/works/W2945577986.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W2063893206","https://openalex.org/W2137955810","https://openalex.org/W2532719504","https://openalex.org/W2734326062"],"related_works":["https://openalex.org/W2250058922","https://openalex.org/W2533759086","https://openalex.org/W2246813539","https://openalex.org/W2097451288","https://openalex.org/W2128015051","https://openalex.org/W2099825670","https://openalex.org/W4229489461","https://openalex.org/W2394154616","https://openalex.org/W2380223518","https://openalex.org/W3047088815"],"abstract_inverted_index":{"A":[0],"new":[1],"trend":[2],"in":[3],"complex":[4],"SoC":[5,94],"design":[6,21,75],"is":[7],"chiplet-based":[8],"IP":[9,39],"reuse":[10],"using":[11,79],"2.5D":[12,34,85],"integration.":[13],"In":[14],"this":[15],"paper":[16],"we":[17],"present":[18],"a":[19,54],"highly-integrated":[20],"flow":[22,82],"that":[23,84],"encompasses":[24],"architecture,":[25],"circuit,":[26],"and":[27,31,45,67],"package":[28,59],"to":[29,64],"build":[30],"simulate":[32],"heterogeneous":[33],"designs.":[35],"We":[36],"chipletize":[37],"each":[38],"by":[40],"adding":[41],"logical":[42],"protocol":[43],"translators":[44],"physical":[46],"interface":[47],"modules.":[48],"These":[49],"chiplets":[50],"are":[51,61],"placed/routed":[52],"on":[53],"silicon":[55],"interposer":[56],"next.":[57],"Our":[58,74],"models":[60],"then":[62],"used":[63],"calculate":[65],"PPA":[66,89],"signal/power":[68],"integrity":[69],"of":[70],"the":[71],"overall":[72],"system.":[73],"space":[76],"exploration":[77],"study":[78],"our":[80],"tool":[81],"shows":[83],"integration":[86],"incurs":[87],"2.1x":[88],"overhead":[90],"compared":[91],"with":[92],"2D":[93],"counterpart.":[95]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}