{"id":"https://openalex.org/W2946263099","doi":"https://doi.org/10.1145/3316781.3317751","title":"A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits","display_name":"A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits","publication_year":2019,"publication_date":"2019-05-23","ids":{"openalex":"https://openalex.org/W2946263099","doi":"https://doi.org/10.1145/3316781.3317751","mag":"2946263099"},"language":"en","primary_location":{"id":"doi:10.1145/3316781.3317751","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041803182","display_name":"Charalampos Antoniadis","orcid":"https://orcid.org/0000-0002-5902-5240"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Antoniadis","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.8844641447067261},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7292248010635376},{"id":"https://openalex.org/keywords/model-order-reduction","display_name":"Model order reduction","score":0.6115659475326538},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5881819725036621},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5612103343009949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5399928092956543},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5192468166351318},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.45688706636428833},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.44989413022994995},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4292179346084595},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42327994108200073},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3779551684856415},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3231593668460846},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2495993971824646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11761972308158875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10346001386642456},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.07724231481552124}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.8844641447067261},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7292248010635376},{"id":"https://openalex.org/C2779277453","wikidata":"https://www.wikidata.org/wiki/Q12202921","display_name":"Model order reduction","level":3,"score":0.6115659475326538},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5881819725036621},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5612103343009949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5399928092956543},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5192468166351318},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.45688706636428833},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.44989413022994995},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4292179346084595},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42327994108200073},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3779551684856415},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3231593668460846},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2495993971824646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11761972308158875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10346001386642456},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.07724231481552124},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C57493831","wikidata":"https://www.wikidata.org/wiki/Q3134666","display_name":"Projection (relational algebra)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3316781.3317751","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3316781.3317751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 56th Annual Design Automation Conference 2019","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/70671","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/70671","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - Design Automation Conference","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1536329667","https://openalex.org/W1537034094","https://openalex.org/W1594588430","https://openalex.org/W1983193888","https://openalex.org/W2000217745","https://openalex.org/W2044330888","https://openalex.org/W2045107949","https://openalex.org/W2053171205","https://openalex.org/W2093637117","https://openalex.org/W2096076987","https://openalex.org/W2102560346","https://openalex.org/W2113773672","https://openalex.org/W2144267444","https://openalex.org/W2146865591","https://openalex.org/W2154941678","https://openalex.org/W2157763958","https://openalex.org/W2520619478","https://openalex.org/W2610857016","https://openalex.org/W2909720636","https://openalex.org/W2949556662","https://openalex.org/W3157702951","https://openalex.org/W4254609273"],"related_works":["https://openalex.org/W1983689595","https://openalex.org/W2040376333","https://openalex.org/W2096076987","https://openalex.org/W2245072813","https://openalex.org/W2067716188","https://openalex.org/W2060336335","https://openalex.org/W2588898507","https://openalex.org/W3144735359","https://openalex.org/W1843022725","https://openalex.org/W3207085150"],"abstract_inverted_index":{"The":[0],"integration":[1],"of":[2,18,20,37,58,96,106,114,120,129,141,153],"more":[3],"components":[4],"into":[5],"modern":[6],"Systems-on-Chip":[7],"(SoCs)":[8],"has":[9],"led":[10],"to":[11,24,32,48],"very":[12,150],"large":[13,51],"RLC":[14,108],"parasitic":[15,53],"networks":[16],"consisting":[17],"million":[19],"nodes,":[21],"which":[22,110],"have":[23,44],"be":[25,147],"simulated":[26],"in":[27,74,86],"many":[28],"times":[29],"or":[30],"frequencies":[31],"verify":[33],"the":[34,38,50,65,94,97,118,121,127,130,142],"proper":[35],"operation":[36],"chip.":[39],"Model":[40,103],"Order":[41,104],"Reduction":[42,105],"techniques":[43,72],"been":[45],"employed":[46],"routinely":[47],"substitute":[49],"scale":[52],"model":[54,57],"by":[55],"a":[56,91,112,137],"lower":[59],"order":[60],"with":[61,149],"similar":[62],"response":[63],"at":[64],"input/output":[66],"ports.":[67],"However,":[68],"all":[69],"established":[70],"MOR":[71],"result":[73],"dense":[75,98],"system":[76,144],"matrices":[77,100,145],"that":[78,136],"render":[79],"their":[80],"simulation":[81],"impractical.":[82],"To":[83],"this":[84,87],"end,":[85],"paper":[88],"we":[89],"propose":[90],"methodology":[92],"for":[93],"sparsification":[95,128],"circuit":[99],"resulting":[101],"from":[102],"general":[107],"circuits,":[109],"employs":[111],"sequence":[113],"algorithms":[115],"based":[116],"on":[117],"computation":[119],"nearest":[122],"diagonally":[123],"dominant":[124],"matrix":[125],"and":[126],"corresponding":[131],"graph.":[132],"Experimental":[133],"results":[134],"indicate":[135],"high":[138],"sparsity":[139],"ratio":[140],"reduced":[143],"can":[146],"achieved":[148],"small":[151],"loss":[152],"accuracy.":[154]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}