{"id":"https://openalex.org/W2976081963","doi":"https://doi.org/10.1145/3313231.3352380","title":"3D NoCs with active interposer for multi-die systems","display_name":"3D NoCs with active interposer for multi-die systems","publication_year":2019,"publication_date":"2019-09-26","ids":{"openalex":"https://openalex.org/W2976081963","doi":"https://doi.org/10.1145/3313231.3352380","mag":"2976081963"},"language":"en","primary_location":{"id":"doi:10.1145/3313231.3352380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3313231.3352380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038577610","display_name":"Vasil Pano","orcid":"https://orcid.org/0000-0003-3398-5769"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vasil Pano","raw_affiliation_strings":["Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038577610"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.7074,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.73764933,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.918581485748291},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7665523290634155},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7262948155403137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6272094249725342},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6251044869422913},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5681474208831787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5644937753677368},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.49576959013938904},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47607889771461487},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4601183235645294},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32852840423583984},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.19369179010391235},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1386268138885498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10962450504302979}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.918581485748291},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7665523290634155},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7262948155403137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6272094249725342},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6251044869422913},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5681474208831787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5644937753677368},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.49576959013938904},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47607889771461487},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4601183235645294},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32852840423583984},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.19369179010391235},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1386268138885498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10962450504302979},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3313231.3352380","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3313231.3352380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1985818188","https://openalex.org/W2034822545","https://openalex.org/W2037126082","https://openalex.org/W2123055496","https://openalex.org/W2125449125","https://openalex.org/W2132321891","https://openalex.org/W2159218826","https://openalex.org/W2234584938","https://openalex.org/W2518432791","https://openalex.org/W2543533520","https://openalex.org/W2547515966","https://openalex.org/W2625200202","https://openalex.org/W2766487392","https://openalex.org/W2772144122","https://openalex.org/W2791952321","https://openalex.org/W2884166449","https://openalex.org/W2899948421","https://openalex.org/W2945773942","https://openalex.org/W2971909604","https://openalex.org/W4244395536","https://openalex.org/W6746163368","https://openalex.org/W6753407506"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W2336648157","https://openalex.org/W3010619501","https://openalex.org/W2161995522","https://openalex.org/W2889326901","https://openalex.org/W2043881088","https://openalex.org/W2390899382"],"abstract_inverted_index":{"Advances":[0],"in":[1,29,47],"interconnect":[2,40,101],"technologies":[3],"for":[4],"system-in-package":[5],"manufacturing":[6,62],"have":[7],"re-introduced":[8],"multi-chip":[9],"module":[10],"(MCM)":[11],"architectures":[12],"as":[13,43],"an":[14,111],"alternative":[15],"to":[16,82,120],"the":[17,70,122],"current":[18,44],"monolithic":[19],"approach.":[20],"MCMs":[21,34,60],"or":[22],"multi-die":[23],"systems":[24],"implement":[25],"multiple":[26,79,106],"smaller":[27],"chiplets":[28,80,108],"a":[30,74,97],"single":[31,75],"package.":[32],"These":[33,85],"are":[35,65,118],"connected":[36,109],"through":[37,110],"various":[38],"package":[39],"technologies,":[41],"such":[42],"industry":[45],"solutions":[46],"AMD's":[48],"Infinity":[49],"Fabric,":[50],"Intel's":[51],"Foveros":[52],"active":[53,112],"interposer,":[54],"and":[55,64,77,91,125,133],"Marvell's":[56],"Mochi":[57],"Interconnect.":[58],"Although":[59],"improve":[61],"yields":[63],"cost-effective,":[66],"additional":[67],"challenges":[68,86],"on":[69],"Network-on-Chip":[71],"(NoC)":[72],"within":[73],"chiplet":[76],"across":[78],"need":[81],"be":[83],"addressed.":[84],"include":[87],"routing,":[88],"scalability":[89],"performance,":[90],"resource":[92],"allocation.":[93],"This":[94],"work":[95],"introduces":[96],"scalable":[98],"MCM":[99],"3D":[100,107],"infrastructure":[102],"called":[103],"\"MCM-3D-NoC\"":[104],"with":[105],"interposer.":[113],"System-level":[114],"simulations":[115],"of":[116,129],"MCM-3D-NoC":[117],"performed":[119],"validate":[121],"proposed":[123],"architecture":[124],"provide":[126],"performance":[127],"evaluation":[128],"network":[130],"latency,":[131],"throughput,":[132],"EDP.":[134]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}