{"id":"https://openalex.org/W2943929848","doi":"https://doi.org/10.1145/3310273.3323401","title":"A secure and authenticated host-to-memory communication interface","display_name":"A secure and authenticated host-to-memory communication interface","publication_year":2019,"publication_date":"2019-04-30","ids":{"openalex":"https://openalex.org/W2943929848","doi":"https://doi.org/10.1145/3310273.3323401","mag":"2943929848"},"language":"en","primary_location":{"id":"doi:10.1145/3310273.3323401","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3310273.3323401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020441448","display_name":"Niccol\u00f2 Izzo","orcid":"https://orcid.org/0000-0003-4966-1339"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Niccol\u00f2 Izzo","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061596244","display_name":"Alessandro Barenghi","orcid":"https://orcid.org/0000-0003-0840-6358"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Barenghi","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006809009","display_name":"Luca Breveglieri","orcid":"https://orcid.org/0000-0001-5294-6840"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Breveglieri","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059940813","display_name":"Gerardo Pelosi","orcid":"https://orcid.org/0000-0002-3812-5429"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gerardo Pelosi","raw_affiliation_strings":["Politecnico di Milano"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078459117","display_name":"P. Amato","orcid":"https://orcid.org/0000-0002-9601-1462"},"institutions":[{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Amato","raw_affiliation_strings":["Micron Technology Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Micron Technology Inc","institution_ids":["https://openalex.org/I11912373"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"386","last_page":"391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8335853815078735},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.797128438949585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6570003032684326},{"id":"https://openalex.org/keywords/persistent-data-structure","display_name":"Persistent data structure","score":0.6210777759552002},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6118133068084717},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5529725551605225},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5140668153762817},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.49740269780158997},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4698939323425293},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4559843838214874},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4508762061595917},{"id":"https://openalex.org/keywords/authenticated-encryption","display_name":"Authenticated encryption","score":0.42424148321151733},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.42003610730171204},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39486047625541687},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3425472676753998},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.30555301904678345},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28102684020996094},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.11230447888374329}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8335853815078735},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.797128438949585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6570003032684326},{"id":"https://openalex.org/C888380","wikidata":"https://www.wikidata.org/wiki/Q2427787","display_name":"Persistent data structure","level":2,"score":0.6210777759552002},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6118133068084717},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5529725551605225},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5140668153762817},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.49740269780158997},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4698939323425293},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4559843838214874},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4508762061595917},{"id":"https://openalex.org/C128619300","wikidata":"https://www.wikidata.org/wiki/Q15263584","display_name":"Authenticated encryption","level":3,"score":0.42424148321151733},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.42003610730171204},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39486047625541687},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3425472676753998},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.30555301904678345},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28102684020996094},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.11230447888374329},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3310273.3323401","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3310273.3323401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1097592","is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?id=3323401","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1488058190","https://openalex.org/W1997933199","https://openalex.org/W2041420601","https://openalex.org/W2085534350","https://openalex.org/W2147657366","https://openalex.org/W2149627879","https://openalex.org/W2163354454","https://openalex.org/W2175377689","https://openalex.org/W2624758185","https://openalex.org/W2625527027","https://openalex.org/W2794717970"],"related_works":["https://openalex.org/W2097215759","https://openalex.org/W1569262345","https://openalex.org/W2586378910","https://openalex.org/W2057195881","https://openalex.org/W2185658074","https://openalex.org/W4393076761","https://openalex.org/W2375440962","https://openalex.org/W2134168186","https://openalex.org/W4248070862","https://openalex.org/W2149371164"],"abstract_inverted_index":{"Emerging":[0],"non-volatile":[1,97],"memories":[2,52],"(NVMs)":[3],"have":[4,73],"the":[5,9,47,106,121,126,130,133,139,147,162,175],"potential":[6],"to":[7,17,58,66,95,105,145],"change":[8],"memory-storage":[10],"hierarchy":[11],"in":[12,74],"computing":[13],"devices,":[14],"and":[15,29,35,71,103,112,119,129],"even":[16],"replace":[18],"DRAM":[19],"as":[20],"main":[21,69],"memories.":[22],"In":[23,87],"fact":[24],"NVMs,":[25],"beside":[26],"offering":[27],"byte-addressability":[28],"data":[30,60,137],"persistence,":[31],"promise":[32],"better":[33],"scalability":[34],"higher":[36],"capacity":[37],"than":[38,79],"DRAM.":[39],"However,":[40],"from":[41,61],"a":[42,54,62,165],"security":[43],"point":[44],"of":[45,50,109,135,149,164,167],"view,":[46],"persistent":[48],"nature":[49],"emerging":[51,98],"provides":[53],"larger":[55],"time":[56],"window":[57],"exfiltrate":[59],"device":[63],"with":[64],"respect":[65],"current":[67],"DRAM-based":[68],"memories,":[70,99],"NVMs":[72],"general":[75],"lower":[76],"write":[77,151],"endurance":[78],"DRAM,":[80],"thus":[81],"requiring":[82],"wear-out":[83],"conscious":[84],"encryption":[85],"schemes.":[86],"this":[88],"work":[89],"we":[90],"propose":[91],"an":[92,142,171],"architectural":[93,178],"solution":[94,115],"secure":[96],"providing":[100],"confidentiality,":[101],"integrity":[102],"authenticity":[104],"entire":[107,122],"set":[108,166],"data,":[110],"addresses":[111],"commands.":[113],"Our":[114],"relies":[116],"on":[117,170],"securing":[118],"authenticating":[120],"information":[123],"transport":[124],"between":[125],"host":[127],"controller":[128],"memory,":[131],"enabling":[132],"storage":[134],"cleartext":[136],"inside":[138],"NVM.":[140],"Such":[141],"approach":[143],"allows":[144],"retain":[146],"advantage":[148],"differential":[150],"strategies":[152],"without":[153],"forsaking":[154],"security.":[155],"We":[156],"validate":[157],"our":[158],"proposed":[159],"architecture":[160],"through":[161],"simulation":[163],"software":[168],"benchmarks":[169],"embedded":[172],"architecture,":[173],"employing":[174],"gem5":[176],"trace-based":[177],"simulator.":[179]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}