{"id":"https://openalex.org/W2914765870","doi":"https://doi.org/10.1145/3306491","title":"Formal Modeling and Verification of a Victim DRAM Cache","display_name":"Formal Modeling and Verification of a Victim DRAM Cache","publication_year":2019,"publication_date":"2019-02-13","ids":{"openalex":"https://openalex.org/W2914765870","doi":"https://doi.org/10.1145/3306491","mag":"2914765870"},"language":"en","primary_location":{"id":"doi:10.1145/3306491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3306491","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089572383","display_name":"Debiprasanna Sahoo","orcid":"https://orcid.org/0000-0003-1438-0617"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debiprasanna Sahoo","raw_affiliation_strings":["Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081138994","display_name":"Swaraj Sha","orcid":"https://orcid.org/0000-0003-2886-791X"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Swaraj Sha","raw_affiliation_strings":["Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044304689","display_name":"Manoranjan Satpathy","orcid":"https://orcid.org/0000-0002-9237-0978"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoranjan Satpathy","raw_affiliation_strings":["Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bhubaneswar, Arugul, Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001143341","display_name":"Madhu Mutyam","orcid":"https://orcid.org/0000-0003-1638-4195"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhu Mutyam","raw_affiliation_strings":["Indian Institute of Technology Madras, Chennai, Tamil Nadu, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, Chennai, Tamil Nadu, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081333705","display_name":"S. Ramesh","orcid":"https://orcid.org/0000-0003-1361-8224"},"institutions":[{"id":"https://openalex.org/I118136607","display_name":"General Motors (United States)","ror":"https://ror.org/05addee68","country_code":"US","type":"company","lineage":["https://openalex.org/I118136607"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ramesh","raw_affiliation_strings":["General Motors R8D, Michigan, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"General Motors R8D, Michigan, USA","institution_ids":["https://openalex.org/I118136607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076621370","display_name":"Partha S. Roop","orcid":"https://orcid.org/0000-0001-9654-5678"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Partha Roop","raw_affiliation_strings":["University of Auckland, Auckland, New Zealand"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1928,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49948552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"24","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8787404894828796},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8175770044326782},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6419352293014526},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6308850049972534},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.609546422958374},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5993868708610535},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5801227688789368},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5413039326667786},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5161396265029907},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4525916874408722},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.4316260814666748},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4242761731147766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41712215542793274},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20290136337280273},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14190641045570374}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8787404894828796},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8175770044326782},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6419352293014526},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6308850049972534},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.609546422958374},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5993868708610535},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5801227688789368},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5413039326667786},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5161396265029907},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4525916874408722},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.4316260814666748},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4242761731147766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41712215542793274},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20290136337280273},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14190641045570374}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3306491","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3306491","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W240055707","https://openalex.org/W1496710542","https://openalex.org/W1503170978","https://openalex.org/W1532374416","https://openalex.org/W1538192172","https://openalex.org/W1548312885","https://openalex.org/W1555453305","https://openalex.org/W1569248486","https://openalex.org/W1583869287","https://openalex.org/W1605302571","https://openalex.org/W1605914607","https://openalex.org/W1879996931","https://openalex.org/W1977349283","https://openalex.org/W1995287338","https://openalex.org/W2001148043","https://openalex.org/W2001289891","https://openalex.org/W2033263591","https://openalex.org/W2043340768","https://openalex.org/W2046996113","https://openalex.org/W2067354926","https://openalex.org/W2069756028","https://openalex.org/W2080756995","https://openalex.org/W2082471399","https://openalex.org/W2082982763","https://openalex.org/W2092212481","https://openalex.org/W2095319311","https://openalex.org/W2096455207","https://openalex.org/W2120829734","https://openalex.org/W2124976935","https://openalex.org/W2143285027","https://openalex.org/W2143807959","https://openalex.org/W2148797773","https://openalex.org/W2152450307","https://openalex.org/W2157782127","https://openalex.org/W2166656159","https://openalex.org/W2169865228","https://openalex.org/W2170212320","https://openalex.org/W2171608978","https://openalex.org/W2269813923","https://openalex.org/W2289502409","https://openalex.org/W2296459272","https://openalex.org/W2340076492","https://openalex.org/W2486322305","https://openalex.org/W2530742736","https://openalex.org/W2566158619","https://openalex.org/W2567658602","https://openalex.org/W2616807090","https://openalex.org/W2617836188","https://openalex.org/W2730965233","https://openalex.org/W2768065515","https://openalex.org/W2791573157","https://openalex.org/W2896170904","https://openalex.org/W2901309973","https://openalex.org/W4247641071"],"related_works":["https://openalex.org/W2126408955","https://openalex.org/W2098406302","https://openalex.org/W2088799683","https://openalex.org/W2045376849","https://openalex.org/W2360409110","https://openalex.org/W1521238853","https://openalex.org/W2059896628","https://openalex.org/W4249918808","https://openalex.org/W4234336001","https://openalex.org/W2139500145"],"abstract_inverted_index":{"The":[0,115,179],"emerging":[1],"Die-stacking":[2],"technology":[3],"enables":[4],"DRAM":[5,24,39,66,84,96,135,147,205],"to":[6,12,22,36,63,122,129,198],"be":[7,87,113],"used":[8],"as":[9,25,49],"a":[10,26,50,82,94,110,133,161,169,203],"cache":[11,28,67,85,148,171],"break":[13],"the":[14,64,106,142,145,166,199],"\u201cMemory":[15],"Wall\u201d":[16],"problem.":[17],"Recent":[18],"studies":[19],"have":[20],"proposed":[21],"use":[23],"victim":[27,51,83,134,146,170,204],"in":[29,43,69,144,153,202],"both":[30],"CPU":[31],"and":[32,75,79,102,131,150,172,186],"GPU":[33],"memory":[34],"hierarchies":[35],"improve":[37],"performance.":[38],"caches":[40],"are":[41,181,196],"large":[42],"size":[44],"and,":[45],"hence,":[46],"when":[47],"realized":[48],"cache,":[52],"non-inclusive":[53,58],"design":[54,59,68,130,149],"is":[55,121,127],"preferred.":[56],"This":[57],"adds":[60],"significant":[61],"differences":[62],"conventional":[65,95],"terms":[70,154],"of":[71,81,93,108,118,155,163,168],"its":[72],"probe,":[73],"fill,":[74],"writeback":[76],"policies.":[77],"Design":[78],"verification":[80],"can":[86,112],"much":[88],"more":[89],"complex":[90],"than":[91],"that":[92],"cache.":[97,136,206],"Hence,":[98],"without":[99],"rigorous":[100],"modeling":[101,126],"formal":[103,125],"verification,":[104],"ensuring":[105],"correctness":[107],"such":[109],"system":[111],"difficult.":[114],"major":[116],"focus":[117],"this":[119,138],"work":[120],"show":[123],"how":[124,193],"applied":[128],"verify":[132],"In":[137],"approach,":[139],"we":[140,191],"identify":[141],"agents":[143],"model":[151,188],"them":[152,174],"interacting":[156],"state":[157],"machines.":[158],"We":[159],"derive":[160],"set":[162],"properties":[164,180,195],"from":[165],"specifications":[167],"encode":[173],"using":[175,184],"Linear":[176],"Temporal":[177],"Logic.":[178],"then":[182],"proven":[183],"symbolic":[185],"bounded":[187],"checking.":[189],"Finally,":[190],"discuss":[192],"these":[194],"related":[197],"dataflow":[200],"paths":[201]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}