{"id":"https://openalex.org/W2911751195","doi":"https://doi.org/10.1145/3301298","title":"COFFE 2","display_name":"COFFE 2","publication_year":2019,"publication_date":"2019-01-30","ids":{"openalex":"https://openalex.org/W2911751195","doi":"https://doi.org/10.1145/3301298","mag":"2911751195"},"language":"en","primary_location":{"id":"doi:10.1145/3301298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3301298","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035517387","display_name":"Sadegh Yazdanshenas","orcid":"https://orcid.org/0000-0002-1044-4460"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadegh Yazdanshenas","raw_affiliation_strings":["University of Toronto, Toronto, Ontario, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1044-4460","affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["University of Toronto, Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.5428,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.896614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"12","issue":"1","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7893707752227783},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7625401020050049},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6646489500999451},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6284599304199219},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49903345108032227},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4445108473300934},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43594467639923096},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3964448571205139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2973310649394989},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09368261694908142}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7893707752227783},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7625401020050049},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6646489500999451},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6284599304199219},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49903345108032227},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4445108473300934},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43594467639923096},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3964448571205139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2973310649394989},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09368261694908142},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3301298","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3301298","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1569550779","https://openalex.org/W1626377047","https://openalex.org/W1669114967","https://openalex.org/W1963984862","https://openalex.org/W2005602803","https://openalex.org/W2007109372","https://openalex.org/W2016889342","https://openalex.org/W2023146792","https://openalex.org/W2063683795","https://openalex.org/W2082295213","https://openalex.org/W2095258817","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2119981612","https://openalex.org/W2135003431","https://openalex.org/W2150281391","https://openalex.org/W2164340799","https://openalex.org/W2168493238","https://openalex.org/W2295327519","https://openalex.org/W2583145172","https://openalex.org/W2602816542","https://openalex.org/W2614533249","https://openalex.org/W2615966677","https://openalex.org/W2725999005","https://openalex.org/W2741661236","https://openalex.org/W2762028946","https://openalex.org/W2762946676","https://openalex.org/W2785649635","https://openalex.org/W2789564496","https://openalex.org/W2903735800","https://openalex.org/W4246289340"],"related_works":["https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2125609625"],"abstract_inverted_index":{"FPGAs":[0,71],"are":[1,72,82],"becoming":[2],"more":[3],"heteregeneous":[4],"to":[5,8,30,185],"better":[6],"adapt":[7],"different":[9,15,77],"markets,":[10],"motivating":[11],"rapid":[12],"exploration":[13],"of":[14,39,42,75,80,91,124,190],"blocks/tiles":[16],"for":[17,114],"FPGAs.":[18],"To":[19,100,150],"evaluate":[20,161],"a":[21,85,122,162],"new":[22],"FPGA":[23,46,55,111,116],"architectural":[24],"idea,":[25],"one":[26],"should":[27],"be":[28],"able":[29],"accurately":[31],"obtain":[32],"the":[33,40],"area,":[34],"delay,":[35],"and":[36,61,65,89,96,127,131,142,154,160,168,175,193],"energy":[37],"consumption":[38],"block":[41,68,167],"interest.":[43],"However,":[44],"current":[45],"circuit":[47,117],"design":[48,112,159],"tools":[49],"can":[50],"only":[51,134],"model":[52],"simple,":[53],"homogeneous":[54],"architectures":[56],"with":[57,138,172],"basic":[58],"logic":[59,136,170],"blocks":[60,137],"also":[62,146,179],"lack":[63],"DSP":[64,166],"other":[66],"heterogeneous":[67,148],"support.":[69],"Modern":[70],"instead":[73],"composed":[74],"many":[76],"tiles,":[78],"some":[79,90],"which":[81,92],"designed":[83],"in":[84],"full":[86,97,125,188],"custom":[87,98,126],"style":[88],"mix":[93,123],"standard":[94,128],"cell":[95,129],"styles.":[99],"fill":[101],"this":[102],"modelling":[103],"gap,":[104],"we":[105,158],"introduce":[106],"COFFE":[107,119,152,182],"2,":[108],"an":[109],"open-source":[110],"toolset":[113],"automatic":[115],"design.":[118],"2":[120,153],"uses":[121],"flows":[130],"supports":[132],"not":[133],"complex":[135],"fracturable":[139,173,195],"lookup":[140],"tables":[141],"hard":[143,176],"arithmetic":[144],"but":[145],"arbitrary":[147],"blocks.":[149],"validate":[151],"demonstrate":[155,180],"its":[156],"features,":[157],"multi-mode":[163],"Stratix":[164],"III-like":[165],"several":[169],"tiles":[171],"LUTs":[174],"arithmetic.":[177],"We":[178],"how":[181],"2\u2019s":[183],"interface":[184],"VTR":[186],"allows":[187],"evaluation":[189],"block-routing":[191],"interfaces":[192],"various":[194],"6-LUT":[196],"architectures.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":17},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2019-02-21T00:00:00"}