{"id":"https://openalex.org/W2944573483","doi":"https://doi.org/10.1145/3300189.3300195","title":"A Design Space Exploration Tool Set for Future 1K-core High-Performance Computers","display_name":"A Design Space Exploration Tool Set for Future 1K-core High-Performance Computers","publication_year":2019,"publication_date":"2019-01-21","ids":{"openalex":"https://openalex.org/W2944573483","doi":"https://doi.org/10.1145/3300189.3300195","mag":"2944573483"},"language":"en","primary_location":{"id":"doi:10.1145/3300189.3300195","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3300189.3300195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012892451","display_name":"Roberto Giorgi","orcid":"https://orcid.org/0000-0003-0384-8229"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Giorgi","raw_affiliation_strings":["Department of Information Engineering and Mathematics, University of Siena"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering and Mathematics, University of Siena","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040116044","display_name":"Marco Procaccini","orcid":"https://orcid.org/0000-0002-9719-2672"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Procaccini","raw_affiliation_strings":["Department of Information Engineering and Mathematics, University of Siena"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering and Mathematics, University of Siena","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051663655","display_name":"Farnam Khalili","orcid":"https://orcid.org/0000-0003-2307-139X"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]},{"id":"https://openalex.org/I45084792","display_name":"University of Florence","ror":"https://ror.org/04jr1s763","country_code":"IT","type":"education","lineage":["https://openalex.org/I45084792"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Farnam Khalili","raw_affiliation_strings":["Department of Information Engineering and Mathematics, University of Siena, Department of Information Engineering, University of Florence"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering and Mathematics, University of Siena, Department of Information Engineering, University of Florence","institution_ids":["https://openalex.org/I102064193","https://openalex.org/I45084792"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.51,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80768252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.6820526123046875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6813469529151917},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6578555107116699},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.5905622243881226},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4735518991947174},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.44645723700523376},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4432436227798462},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4271325469017029},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.42554834485054016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22654974460601807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2159324288368225},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21113461256027222},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2028239369392395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14415612816810608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12064513564109802},{"id":"https://openalex.org/keywords/aerospace-engineering","display_name":"Aerospace engineering","score":0.10830652713775635}],"concepts":[{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.6820526123046875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6813469529151917},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6578555107116699},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.5905622243881226},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4735518991947174},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.44645723700523376},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4432436227798462},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4271325469017029},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.42554834485054016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22654974460601807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2159324288368225},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21113461256027222},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2028239369392395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14415612816810608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12064513564109802},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.10830652713775635}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3300189.3300195","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3300189.3300195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/1069312","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/1069312","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G828094879","display_name":null,"funder_award_id":"645496,249013,779656","funder_id":"https://openalex.org/F4320333069","funder_display_name":"Fourth Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320333069","display_name":"Fourth Framework Programme","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W131963263","https://openalex.org/W1578847235","https://openalex.org/W1958464832","https://openalex.org/W1983899098","https://openalex.org/W1993147642","https://openalex.org/W2018936045","https://openalex.org/W2034062945","https://openalex.org/W2038509324","https://openalex.org/W2050207849","https://openalex.org/W2064280789","https://openalex.org/W2073983509","https://openalex.org/W2091060479","https://openalex.org/W2135491165","https://openalex.org/W2145929661","https://openalex.org/W2158034620","https://openalex.org/W2161522487","https://openalex.org/W2164264749","https://openalex.org/W2169404760","https://openalex.org/W2219327474","https://openalex.org/W2221253584","https://openalex.org/W2403783879","https://openalex.org/W2483959278","https://openalex.org/W2506664876","https://openalex.org/W2521703929","https://openalex.org/W2585876823","https://openalex.org/W2621380892","https://openalex.org/W2736197809","https://openalex.org/W2789901355","https://openalex.org/W2888147629","https://openalex.org/W2943201157","https://openalex.org/W2945571264","https://openalex.org/W4235675695"],"related_works":["https://openalex.org/W2021187889","https://openalex.org/W4237106504","https://openalex.org/W2104321180","https://openalex.org/W2371762158","https://openalex.org/W2378435992","https://openalex.org/W1508156141","https://openalex.org/W2793542907","https://openalex.org/W2383658375","https://openalex.org/W2145929661","https://openalex.org/W2243512583"],"abstract_inverted_index":{"Given":[0],"the":[1,62,68,72,94,109,129,132],"constantly":[2],"growing":[3],"complexity":[4],"of":[5,39,81,131],"multi-core":[6],"architectures,":[7],"Design":[8],"Space":[9],"Exploration":[10],"(DSE)":[11],"tools":[12,50],"play":[13],"an":[14,135],"important":[15],"role":[16],"to":[17,43,57,115],"evaluate":[18,67,88,118],"different":[19],"design":[20],"options.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"present":[26],"a":[27,36,52,82,119],"DSE":[28,49,73],"toolset":[29,74],"targeting":[30],"massively":[31],"parallelized":[32],"HW/SW":[33],"architectures":[34],"with":[35],"high":[37],"degree":[38],"flexibility":[40],"in":[41,112],"order":[42],"successfully":[44],"simulate":[45],"multi-core-multi-node":[46],"platforms.":[47],"Our":[48],"provide":[51],"rapid":[53],"and":[54,60,65,75,87,104,117],"simple-to-use":[55],"work-flow":[56],"easily":[58],"retrieve":[59],"analyze":[61],"key":[63],"metrics":[64,92],"eventually":[66],"design.":[69,138],"We":[70,107,127],"examine":[71],"methodology":[76,114],"while":[77],"performing":[78],"several":[79],"simulations":[80],"general":[83],"purpose":[84],"1K-core":[85],"architecture":[86],"not":[89],"only":[90],"standard":[91],"like":[93],"L2":[95],"cache":[96],"miss":[97],"rates,":[98],"but":[99],"also":[100],"operating":[101],"system":[102],"activity":[103],"its":[105],"impact.":[106],"leverage":[108],"knowledge":[110],"gained":[111],"our":[113],"develop":[116],"novel":[120],"dataflow":[121],"execution":[122],"model":[123],"named":[124],"\"DataFlow-Threads\"":[125],"(DF-Threads).":[126],"validated":[128],"outcomes":[130],"simulator":[133],"against":[134],"equivalent":[136],"FPGA-based":[137]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2019-05-16T00:00:00"}