{"id":"https://openalex.org/W2936523753","doi":"https://doi.org/10.1145/3299902.3311065","title":"Analog Layout Synthesis","display_name":"Analog Layout Synthesis","publication_year":2019,"publication_date":"2019-04-04","ids":{"openalex":"https://openalex.org/W2936523753","doi":"https://doi.org/10.1145/3299902.3311065","mag":"2936523753"},"language":"en","primary_location":{"id":"doi:10.1145/3299902.3311065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299902.3311065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089520058","display_name":"Prasanth Mangalagiri","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prasanth Mangalagiri","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089520058"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43564931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7526863813400269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7080223560333252},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6529935598373413},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5721042156219482},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5142473578453064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4882962703704834},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4469458758831024},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4238070845603943},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26500189304351807},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22951212525367737},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14095443487167358}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7526863813400269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7080223560333252},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6529935598373413},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5721042156219482},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5142473578453064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4882962703704834},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4469458758831024},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4238070845603943},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26500189304351807},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22951212525367737},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14095443487167358},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299902.3311065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299902.3311065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W617196099","https://openalex.org/W2156152281","https://openalex.org/W2503562753","https://openalex.org/W2602024037","https://openalex.org/W2624431344","https://openalex.org/W2809203443"],"related_works":["https://openalex.org/W4298123071","https://openalex.org/W3214257365","https://openalex.org/W2042338187","https://openalex.org/W2295569708","https://openalex.org/W4312076519","https://openalex.org/W1802683400","https://openalex.org/W1884153631","https://openalex.org/W4321510758","https://openalex.org/W4242619554","https://openalex.org/W1964437486"],"abstract_inverted_index":{"Over":[0],"the":[1,43,58],"past":[2],"decade,":[3],"spurred":[4],"by":[5],"advances":[6],"in":[7,16,50,63,87],"mobile":[8],"computing,":[9],"there":[10],"has":[11,23,39],"been":[12,24],"a":[13,32,84],"fundamental":[14],"shift":[15],"computing":[17,55],"needs":[18],"of":[19,45],"consumer":[20],"applications.":[21],"There":[22],"an":[25],"industry-wide":[26],"transition":[27],"from":[28],"highly":[29],"CPU-centric":[30],"to":[31,42],"peripheral-centric,":[33],"connectivity":[34],"and":[35,53,77],"data-driven":[36],"computing.":[37],"This":[38],"paved":[40],"way":[41],"resurgence":[44],"Analog":[46,74],"Mixed":[47],"Signal":[48],"Designs":[49],"both":[51],"system-on-chip,":[52],"core":[54],"architectures.":[56],"However,":[57],"design":[59,66,76],"automation":[60],"capabilities":[61],"used":[62],"production":[64],"analog":[65,89],"flows":[67],"have":[68],"remained":[69],"primarily":[70],"manual":[71],"with":[72],"assisted-automation.":[73],"layout":[75,78],"parasitic":[79],"dependent":[80],"circuit":[81],"convergence":[82],"remain":[83],"key":[85],"bottleneck":[86],"industrial":[88],"IP":[90],"design.":[91]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}