{"id":"https://openalex.org/W2937035371","doi":"https://doi.org/10.1145/3299902.3309751","title":"Device Layer-Aware Analytical Placement for Analog Circuits","display_name":"Device Layer-Aware Analytical Placement for Analog Circuits","publication_year":2019,"publication_date":"2019-04-04","ids":{"openalex":"https://openalex.org/W2937035371","doi":"https://doi.org/10.1145/3299902.3309751","mag":"2937035371"},"language":"en","primary_location":{"id":"doi:10.1145/3299902.3309751","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299902.3309751","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299902.3309751","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3299902.3309751","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063480857","display_name":"Biying Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Biying Xu","raw_affiliation_strings":["University of Texas at Asutin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Asutin, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030597298","display_name":"Shaolan Li","orcid":"https://orcid.org/0000-0002-2736-5451"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shaolan Li","raw_affiliation_strings":["University of Texas at Asutin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Asutin, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080499552","display_name":"Chak-Wa Pui","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chak-Wa Pui","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101424523","display_name":"Derong Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derong Liu","raw_affiliation_strings":["Cadence Design Systems, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085075194","display_name":"Linxiao Shen","orcid":"https://orcid.org/0000-0001-7933-3673"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linxiao Shen","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5063480857"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3313,"has_fulltext":true,"cited_by_count":23,"citation_normalized_percentile":{"value":0.80905011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6361582279205322},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5796597599983215},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5508803725242615},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5295097827911377},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5239757895469666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5045121908187866},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4959798753261566},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4861828684806824},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4655471742153168},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.44459068775177},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.43845176696777344},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4330933690071106},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.41487962007522583},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39708808064460754},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.3133992552757263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28712892532348633},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2542065680027008},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23193565011024475},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.21694892644882202},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1414242386817932}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361582279205322},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5796597599983215},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5508803725242615},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5295097827911377},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5239757895469666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5045121908187866},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4959798753261566},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4861828684806824},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4655471742153168},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.44459068775177},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.43845176696777344},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4330933690071106},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.41487962007522583},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39708808064460754},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.3133992552757263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28712892532348633},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2542065680027008},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23193565011024475},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.21694892644882202},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1414242386817932},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299902.3309751","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299902.3309751","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299902.3309751","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3299902.3309751","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3299902.3309751","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3299902.3309751","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[{"id":"https://openalex.org/G11681009","display_name":null,"funder_award_id":"1527320","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6445551618","display_name":null,"funder_award_id":"1704758","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2937035371.pdf","grobid_xml":"https://content.openalex.org/works/W2937035371.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W2016160133","https://openalex.org/W2018183393","https://openalex.org/W2041867638","https://openalex.org/W2041941568","https://openalex.org/W2045221862","https://openalex.org/W2053902150","https://openalex.org/W2062804846","https://openalex.org/W2068580677","https://openalex.org/W2074346254","https://openalex.org/W2076974297","https://openalex.org/W2078062983","https://openalex.org/W2101222297","https://openalex.org/W2108229403","https://openalex.org/W2124838096","https://openalex.org/W2141019759","https://openalex.org/W2155589054","https://openalex.org/W2167190617","https://openalex.org/W2332691800","https://openalex.org/W2568918782","https://openalex.org/W2604893700","https://openalex.org/W2625704947","https://openalex.org/W2770762651","https://openalex.org/W2792375908","https://openalex.org/W2801260432","https://openalex.org/W2886700560","https://openalex.org/W2908860223","https://openalex.org/W4239405411"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2162651506","https://openalex.org/W1565715208","https://openalex.org/W2376028644","https://openalex.org/W4321510758","https://openalex.org/W2044122268","https://openalex.org/W2583707817","https://openalex.org/W4250685886","https://openalex.org/W2168223448"],"abstract_inverted_index":{"The":[0],"layouts":[1,17],"of":[2,22,41,47,145],"analog/mixed-signal":[3],"(AMS)":[4],"integrated":[5],"circuits":[6],"(ICs)":[7],"are":[8],"dramatically":[9],"different":[10,51],"from":[11],"their":[12],"digital":[13],"counterparts.":[14],"AMS":[15,32],"circuit":[16,66,101],"usually":[18],"include":[19],"a":[20],"variety":[21],"devices,":[23],"including":[24],"transistors,":[25],"capacitors,":[26],"resistors,":[27],"and":[28,96,133,138],"inductors.":[29],"A":[30],"complicated":[31],"IC":[33],"system":[34],"with":[35],"hierarchical":[36],"structure":[37],"may":[38],"also":[39,150],"consist":[40],"pre-laid":[42],"out":[43],"subcircuits.":[44],"Different":[45],"types":[46],"devices":[48,60,73],"can":[49,74,82,128,163],"occupy":[50],"manufacturing":[52],"layers.":[53],"Therefore,":[54],"during":[55,168],"the":[56,59,69,93,100,113,125,130,143,146,159],"layout":[57],"stage,":[58],"require":[61],"co-optimization":[62],"to":[63,86,90,111],"achieve":[64,164],"high":[65],"performance.":[67,102],"Leveraging":[68],"fact":[70],"that":[71,122,158],"some":[72],"be":[75,83],"built":[76],"by":[77,136],"mutually":[78],"exclusive":[79],"layers,":[80],"they":[81],"carefully":[84],"designed":[85],"overlap":[87],"each":[88],"other":[89],"effectively":[91],"reduce":[92,129],"total":[94,131],"area":[95,132],"wirelength":[97,135,167],"without":[98],"degrading":[99],"In":[103],"this":[104],"paper,":[105],"we":[106,149],"propose":[107],"an":[108,152],"analytical":[109],"framework":[110],"tackle":[112],"device":[114,160],"layer-aware":[115,161],"analog":[116,153],"placement":[117,147,162],"problem.":[118],"Experimental":[119],"results":[120],"show":[121],"on":[123],"average":[124],"proposed":[126],"techniques":[127],"half-perimeter":[134],"9%":[137],"23%,":[139],"respectively.":[140],"To":[141],"verify":[142],"routability":[144],"results,":[148],"develop":[151],"global":[154,169],"router,":[155],"which":[156],"demonstrates":[157],"18%":[165],"shorter":[166],"routing.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}