{"id":"https://openalex.org/W2937730914","doi":"https://doi.org/10.1145/3299902.3309744","title":"Pin Access-Driven Design Rule Clean and DFM Optimized Routing of Standard Cells under Boolean Constraints","display_name":"Pin Access-Driven Design Rule Clean and DFM Optimized Routing of Standard Cells under Boolean Constraints","publication_year":2019,"publication_date":"2019-04-04","ids":{"openalex":"https://openalex.org/W2937730914","doi":"https://doi.org/10.1145/3299902.3309744","mag":"2937730914"},"language":"en","primary_location":{"id":"doi:10.1145/3299902.3309744","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299902.3309744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086607724","display_name":"N.V. Ryzhenko","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikolay Ryzhenko","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Burns","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031030336","display_name":"Anton Sorokin","orcid":"https://orcid.org/0000-0002-3324-1818"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anton Sorokin","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070265397","display_name":"Mikhail Talalay","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikhail Talalay","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.9687,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.75895911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.857474684715271},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.7291887998580933},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6823817491531372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6670366525650024},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6463989615440369},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.4977912902832031},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4440314471721649},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4307519793510437},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3384246826171875},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32490652799606323},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2207690179347992},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.150225430727005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13887113332748413},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1188085675239563},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11653336882591248}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.857474684715271},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.7291887998580933},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6823817491531372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6670366525650024},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6463989615440369},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.4977912902832031},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4440314471721649},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4307519793510437},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3384246826171875},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32490652799606323},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2207690179347992},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.150225430727005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13887113332748413},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1188085675239563},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11653336882591248},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299902.3309744","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299902.3309744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2001255866","https://openalex.org/W2005345785","https://openalex.org/W2009815534","https://openalex.org/W2026369926","https://openalex.org/W2040894443","https://openalex.org/W2053619330","https://openalex.org/W2085968419","https://openalex.org/W2124007645","https://openalex.org/W2137061498","https://openalex.org/W2144694699","https://openalex.org/W2147068791","https://openalex.org/W2151883332","https://openalex.org/W2179808641","https://openalex.org/W2347098851","https://openalex.org/W2570583286","https://openalex.org/W2605337839","https://openalex.org/W2625737522","https://openalex.org/W2914532420","https://openalex.org/W2946715554"],"related_works":["https://openalex.org/W1979360617","https://openalex.org/W2975406511","https://openalex.org/W4386614288","https://openalex.org/W2115480761","https://openalex.org/W4246351405","https://openalex.org/W1573321145","https://openalex.org/W2121129272","https://openalex.org/W2341392992","https://openalex.org/W2048044560","https://openalex.org/W2088294739"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,11,50],"routing":[6,71],"flow":[7],"for":[8,29,40,73],"nets":[9,75],"within":[10],"standard":[12,18],"cell":[13],"that":[14],"generates":[15],"layout":[16,42,88],"of":[17],"cells":[19],"without":[20],"any":[21],"design":[22],"rule":[23],"violations.":[24],"Design":[25],"rules,":[26],"density":[27,80],"rules":[28],"metal":[30],"fill,":[31],"and":[32,61,69,79],"pin-access":[33,78],"requirements":[34],"are":[35,47],"modeled":[36],"via":[37],"Boolean":[38,52],"formulas":[39],"discrete":[41],"objects":[43],"on":[44,58],"grids.":[45],"Formulas":[46],"translated":[48],"into":[49],"single":[51],"satisfiability":[53],"problem":[54],"(SAT).":[55],"Having":[56],"constraints":[57],"net":[59],"connectivity":[60],"candidate":[62],"routes,":[63],"the":[64],"SAT":[65],"solver":[66],"produces":[67],"legal":[68],"complete":[70],"concurrently":[72],"all":[74],"satisfying":[76],"mandatory":[77],"requirements.":[81],"A":[82],"SAT-based":[83],"optimization":[84],"engine":[85],"minimizes":[86],"undesired":[87],"patterns":[89],"such":[90],"as":[91],"DFM":[92],"(design-for-manufacturing)":[93],"hot":[94],"spots.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}