{"id":"https://openalex.org/W2945193106","doi":"https://doi.org/10.1145/3299874.3319487","title":"Investigation and Trade-offs in 3DIC Partitioning Methodologies","display_name":"Investigation and Trade-offs in 3DIC Partitioning Methodologies","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2945193106","doi":"https://doi.org/10.1145/3299874.3319487","mag":"2945193106"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3319487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3319487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085594622","display_name":"Nikolaos Sketopoulos","orcid":"https://orcid.org/0000-0001-6501-4209"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Sketopoulos","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066371","display_name":"Christos Sotiriou","orcid":"https://orcid.org/0000-0001-9318-474X"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christos P. Sotiriou","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109990017","display_name":"Vasileios Samaras","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Samaras","raw_affiliation_strings":["University of Thessaly, Volos, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"451","last_page":"455"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5244669914245605},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.45348992943763733},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41446784138679504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3518485426902771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18694618344306946},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.10873809456825256},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09285148978233337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244669914245605},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.45348992943763733},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41446784138679504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3518485426902771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18694618344306946},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.10873809456825256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09285148978233337},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3299874.3319487","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3319487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/79089","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/79089","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2013397418","https://openalex.org/W2128998437","https://openalex.org/W2129785295","https://openalex.org/W2176080955","https://openalex.org/W2484447298","https://openalex.org/W2768265037","https://openalex.org/W2791191785","https://openalex.org/W2798423199"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"In":[0,97],"this":[1],"work,":[2],"we":[3],"compare":[4],"alternative":[5],"3DIC":[6,27,72,172],"partitioning":[7,32,73,123,173],"methodologies,":[8],"in":[9,102,152],"terms":[10],"of":[11,14,49,85,107,118,135,144,159,188],"slack,":[12,192],"number":[13,48,59,106,134,143,187],"inter-tier":[15,50,108,189],"vias,":[16,51,145],"Tier":[17],"Area":[18],"Ratio":[19],"(TAR)":[20],"and":[21,138,181,191,194],"HPWL":[22,195],"design":[23,139,153],"parameters.":[24,140],"The":[25,120],"popular":[26],"postplacement,":[28],"bin-based":[29,100],"Fidducia-Mattheyses":[30],"(FM)":[31],"flow":[33],"is":[34,83],"used":[35],"as":[36],"a":[37,46,53,70,127],"baseline":[38],"for":[39,52,92,170],"comparison.":[40],"While":[41],"the":[42,81,105,116,132,148,157,182],"latter":[43],"does":[44],"produce":[45,147],"minimum":[47,93],"specified":[54],"FM":[55],"area":[56],"balance,":[57],"their":[58],"cannot":[60],"be":[61,111],"directly":[62,112],"constrained.":[63],"This":[64],"behavior":[65],"motivated":[66],"us":[67],"to":[68,99],"investigate":[69],"different":[71],"scheme,":[74],"based":[75],"on":[76,177],"post-placement":[77],"3D":[78,103,121,150,167],"legalisation,":[79,104],"where":[80],"legaliser":[82],"capable":[84],"spreading":[86],"cells":[87],"across":[88],"all":[89],"available":[90,133],"tiers":[91],"displacement":[94],"or":[95],"HPWL.":[96],"contrast":[98],"FM,":[101],"vias":[109,137,160,190],"can":[110,125],"constrained,":[113],"albeit":[114],"at":[115],"expense":[117],"TAR.":[119],"legalisation":[122],"scheme":[124],"expose":[126],"continuous":[128],"trade":[129,162,184],"off":[130,164],"between":[131,186],"intertier":[136],"An":[141],"unconstrained":[142],"which":[146],"best":[149],"gains":[151],"parameters,":[154,196],"while":[155],"constraining":[156],"numbers":[158],"will":[161],"them":[163],"with":[165],"lower":[166],"gains.":[168],"Results":[169],"three":[171],"flows":[174],"are":[175,199],"presented,":[176],"four":[178],"OpenCores":[179],"benchmarks,":[180],"achieved":[183],"offs":[185],"TAR":[193],"per":[197],"flow,":[198],"described.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}