{"id":"https://openalex.org/W2945854677","doi":"https://doi.org/10.1145/3299874.3319450","title":"Ferroelectric FET Based In-Memory Computing for Few-Shot Learning","display_name":"Ferroelectric FET Based In-Memory Computing for Few-Shot Learning","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2945854677","doi":"https://doi.org/10.1145/3299874.3319450","mag":"2945854677"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3319450","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3319450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053712676","display_name":"Ann Franchesca Laguna","orcid":"https://orcid.org/0000-0001-8267-1040"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Franchesca Laguna","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071383109","display_name":"Xunzhao Yin","orcid":"https://orcid.org/0000-0003-4656-9545"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xunzhao Yin","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064528017","display_name":"Dayane Reis","orcid":"https://orcid.org/0000-0002-8571-1308"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dayane Reis","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Sharon Hu","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12046","display_name":"MXene and MAX Phase Materials","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7873640060424805},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6611447334289551},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.6175256967544556},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.48432958126068115},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4575445353984833},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.44884926080703735},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43302804231643677},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43078821897506714},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3658106029033661},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3626343309879303},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.35656481981277466},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3189865052700043},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18880829215049744},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.10040700435638428}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7873640060424805},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6611447334289551},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.6175256967544556},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.48432958126068115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4575445353984833},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.44884926080703735},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43302804231643677},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43078821897506714},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3658106029033661},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3626343309879303},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.35656481981277466},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3189865052700043},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18880829215049744},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.10040700435638428},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3319450","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3319450","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1486162840","https://openalex.org/W1968310982","https://openalex.org/W2055411146","https://openalex.org/W2064675550","https://openalex.org/W2122757690","https://openalex.org/W2137825550","https://openalex.org/W2167442631","https://openalex.org/W2290316169","https://openalex.org/W2331783522","https://openalex.org/W2399033357","https://openalex.org/W2407339173","https://openalex.org/W2432717477","https://openalex.org/W2591601611","https://openalex.org/W2604319603","https://openalex.org/W2612094091","https://openalex.org/W2613103714","https://openalex.org/W2613567208","https://openalex.org/W2613569094","https://openalex.org/W2615320339","https://openalex.org/W2742608242","https://openalex.org/W2787759178","https://openalex.org/W2792001294","https://openalex.org/W2794243109","https://openalex.org/W2799043997","https://openalex.org/W2800070060","https://openalex.org/W2885055517","https://openalex.org/W2889210320","https://openalex.org/W2946189125","https://openalex.org/W2953044442","https://openalex.org/W3037881859","https://openalex.org/W4243585432","https://openalex.org/W6717697761","https://openalex.org/W6732703391","https://openalex.org/W6732742072"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W3214959647","https://openalex.org/W4238754064","https://openalex.org/W2493772236","https://openalex.org/W2564569739","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2181404029","https://openalex.org/W4313161337","https://openalex.org/W3025845664"],"abstract_inverted_index":{"As":[0,158],"CMOS":[1,224],"technology":[2],"advances,":[3],"the":[4,8,17,38,74,126,172,211,227,255],"performance":[5],"gap":[6],"between":[7],"CPU":[9],"and":[10,46,57,64,83,121,155,182,217,242,250],"main":[11],"memory":[12,80,128,132],"has":[13],"not":[14],"improved.":[15],"Furthermore,":[16],"hardware":[18],"deployed":[19],"for":[20,166,226],"Internet":[21],"of":[22,32,76,104,232,261],"Things":[23],"(IoT)":[24],"applications":[25,151],"need":[26],"to":[27,93,124,142,194,235,246,258],"process":[28],"ever":[29],"growing":[30],"volumes":[31],"data,":[33],"which":[34,138],"can":[35,53,100,139],"further":[36],"exacerbate":[37],"\"memory":[39],"wall\".":[40],"Computing-in-memory":[41],"(CiM)":[42],"architectures,":[43],"where":[44],"logic":[45,241],"arithmetic":[47],"operations":[48],"are":[49],"performed":[50],"in":[51,114,130,150,209],"memory,":[52],"significantly":[54,107],"reduce":[55],"energy":[56,220],"latency":[58],"overheads":[59],"associated":[60],"with":[61,106,171],"data":[62,105,174],"transfer,":[63],"potentially":[65],"alleviate":[66],"processor-memory":[67],"bottlenecks.":[68],"In":[69],"this":[70],"paper,":[71],"we":[72,118,162],"consider":[73],"utility":[75],"ternary":[77],"content":[78],"addressable":[79],"(TCAM)":[81],"arrays":[82,85,123],"CiM":[84,122,249],"based":[86],"on":[87],"ferroelectric":[88],"field":[89],"effect":[90],"transistors":[91],"(FeFETs)":[92],"support":[94],"emerging":[95],"machine":[96],"learning":[97,169],"models":[98],"that":[99,253],"learn":[101],"new":[102],"classes":[103],"less":[108],"training":[109],"overhead":[110],"-":[111,137,146],"highly":[112],"desirable":[113],"IoT":[115],"applications.":[116],"Architecturally,":[117],"use":[119],"TCAM":[120,251],"implement":[125],"external":[127],"module":[129],"a":[131,147,159,167,178,188,198,206,223,239],"enhanced":[133],"neural":[134],"network":[135],"(MENN)":[136],"be":[140],"used":[141],"minimize":[143],"catastrophic":[144],"forgetting":[145],"major":[148],"problem":[149],"such":[152],"as":[153,237],"lifelong":[154],"few-shot":[156,168],"learning.":[157],"representative":[160],"example,":[161],"achieve":[163],"95.14%":[164],"accuracy":[165,196],"task":[170],"Omniglot":[173],"set":[175],"by":[176,201],"using":[177],"combined":[179],"L\u221e":[180],"infinity":[181],"L1":[183],"distance":[184],"metric":[185],"computed":[186],"via":[187],"TCAM-CiM":[189,212],"cascaded":[190],"architecture":[191],"(as":[192],"opposed":[193],"99.06%":[195],"assuming":[197],"GPU":[199],"backed":[200],"DRAM).":[202],"While":[203],"there":[204],"is":[205,214],"slight":[207],"drop":[208],"accuracy,":[210],"approach":[213],"4.34X":[215],"faster":[216],"4.18X":[218],"more":[219],"efficient":[221],"than":[222],"implementation":[225],"same":[228],"task.":[229],"The":[230],"ability":[231],"an":[233],"FeFET":[234],"serve":[236],"both":[238],"compact":[240],"storage":[243],"element":[244],"helps":[245],"enable":[247],"dense":[248],"structures":[252],"drive":[254],"aforementioned":[256],"improvements":[257],"application-level":[259],"figures":[260],"merit":[262],"(FOMs).":[263]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}