{"id":"https://openalex.org/W2946549126","doi":"https://doi.org/10.1145/3299874.3318026","title":"RDTA","display_name":"RDTA","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2946549126","doi":"https://doi.org/10.1145/3299874.3318026","mag":"2946549126"},"language":"hu","primary_location":{"id":"doi:10.1145/3299874.3318026","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045753829","display_name":"Genggeng Liu","orcid":"https://orcid.org/0000-0002-3099-4371"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Genggeng Liu","raw_affiliation_strings":["Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049556953","display_name":"Zhen Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Zhuang","raw_affiliation_strings":["Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100643723","display_name":"Wenzhong Guo","orcid":"https://orcid.org/0000-0003-4118-8823"},"institutions":[{"id":"https://openalex.org/I80947539","display_name":"Fuzhou University","ror":"https://ror.org/011xvna82","country_code":"CN","type":"education","lineage":["https://openalex.org/I80947539"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenzhong Guo","raw_affiliation_strings":["Fuzhou University, Fuzhou, China"],"affiliations":[{"raw_affiliation_string":"Fuzhou University, Fuzhou, China","institution_ids":["https://openalex.org/I80947539"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045753829"],"corresponding_institution_ids":["https://openalex.org/I80947539"],"apc_list":null,"apc_paid":null,"fwci":2.4077,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88390295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"315","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7273956537246704},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6831633448600769},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.43631216883659363},{"id":"https://openalex.org/keywords/track","display_name":"Track (disk drive)","score":0.43115633726119995},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.42317262291908264},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.42310020327568054},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.3698517084121704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3375086188316345},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27355867624282837},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.13642174005508423}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7273956537246704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6831633448600769},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.43631216883659363},{"id":"https://openalex.org/C89992363","wikidata":"https://www.wikidata.org/wiki/Q5961558","display_name":"Track (disk drive)","level":2,"score":0.43115633726119995},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.42317262291908264},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.42310020327568054},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.3698517084121704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3375086188316345},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27355867624282837},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.13642174005508423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3318026","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1978226299","https://openalex.org/W1992200860","https://openalex.org/W2023051081","https://openalex.org/W2053902150","https://openalex.org/W2074861208","https://openalex.org/W2115602380","https://openalex.org/W2115734116","https://openalex.org/W2129736362","https://openalex.org/W2154308245","https://openalex.org/W2293811830","https://openalex.org/W2624895414","https://openalex.org/W2793662773"],"related_works":["https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2251995179","https://openalex.org/W2556128816","https://openalex.org/W2351878639","https://openalex.org/W2181601090","https://openalex.org/W2768774055"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,16,36,81,105],"routability-driven":[4],"track":[5,49,69],"assignment":[6,34,50,70],"algorithm":[7,115],"(RDTA)":[8],"to":[9,71,87],"efficiently":[10],"estimate":[11,72,124],"routability.":[12,73,126],"Routability":[13],"has":[14],"become":[15],"very":[17],"challenging":[18],"issue":[19],"in":[20],"modern":[21],"IC":[22],"design":[23],"and":[24,45,95],"it":[25],"can":[26,51,109,122],"be":[27,110],"effectively":[28,111,123],"estimated":[29],"by":[30,113],"routing":[31,44,54,60,83,107],"congestion.":[32],"Track":[33],"is":[35],"stage":[37],"towards":[38],"bridging":[39],"the":[40,114,118,125],"gap":[41],"between":[42,100],"global":[43,63,82,106],"detailed":[46],"routing.":[47,64],"And":[48],"also":[52],"analyze":[53],"congestion":[55],"more":[56],"accurate":[57],"than":[58],"other":[59],"stages":[61],"like":[62],"Some":[65],"works":[66],"have":[67],"used":[68],"In":[74],"this":[75],"work,":[76],"wire":[77,101],"segments":[78,102],"extracted":[79,103],"from":[80,104],"solution":[84,108,119],"are":[85],"assigned":[86],"proper":[88],"tracks":[89],"considering":[90],"local":[91],"nets,":[92],"via":[93],"locations":[94],"pin":[96],"access.":[97],"The":[98],"overlap":[99],"reduced":[112],"so":[116],"that":[117],"of":[120],"RDTA":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-05-29T00:00:00"}