{"id":"https://openalex.org/W2946333146","doi":"https://doi.org/10.1145/3299874.3318024","title":"Automated Analysis of Virtual Prototypes at Electronic System Level","display_name":"Automated Analysis of Virtual Prototypes at Electronic System Level","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2946333146","doi":"https://doi.org/10.1145/3299874.3318024","mag":"2946333146"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3318024","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086748944","display_name":"Mehran Goli","orcid":"https://orcid.org/0000-0002-1256-4140"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehran Goli","raw_affiliation_strings":["University of Bremen/DFKI, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen/DFKI, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115044986","display_name":"Muhammad Hassan","orcid":"https://orcid.org/0000-0002-4217-3079"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Hassan","raw_affiliation_strings":["University of Bremen/DFKI, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen/DFKI, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086566894","display_name":"Daniel Gro\u00dfe","orcid":"https://orcid.org/0000-0002-1490-6175"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Gro\u00dfe","raw_affiliation_strings":["University of Bremen/DFKI, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen/DFKI, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen/DFKI, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen/DFKI, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":2.3728,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88679725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8507497310638428},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8003010153770447},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.686668872833252},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.6347533464431763},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.6314702033996582},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5765216946601868},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5206643342971802},{"id":"https://openalex.org/keywords/activity-diagram","display_name":"Activity diagram","score":0.5178059339523315},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.5173972845077515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.471453994512558},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4700644910335541},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4575966000556946},{"id":"https://openalex.org/keywords/xml","display_name":"XML","score":0.4522070586681366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3348727524280548},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3287775218486786},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.21702024340629578},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.16662269830703735},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15977105498313904},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14277401566505432}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8507497310638428},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8003010153770447},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.686668872833252},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.6347533464431763},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.6314702033996582},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5765216946601868},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5206643342971802},{"id":"https://openalex.org/C64219723","wikidata":"https://www.wikidata.org/wiki/Q423262","display_name":"Activity diagram","level":4,"score":0.5178059339523315},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.5173972845077515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.471453994512558},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4700644910335541},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4575966000556946},{"id":"https://openalex.org/C8797682","wikidata":"https://www.wikidata.org/wiki/Q2115","display_name":"XML","level":2,"score":0.4522070586681366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3348727524280548},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3287775218486786},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.21702024340629578},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.16662269830703735},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15977105498313904},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14277401566505432}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3318024","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W108103173","https://openalex.org/W141357097","https://openalex.org/W1578147699","https://openalex.org/W1981175410","https://openalex.org/W2060349165","https://openalex.org/W2083618878","https://openalex.org/W2108762938","https://openalex.org/W2137605233","https://openalex.org/W2376347734","https://openalex.org/W2555398284","https://openalex.org/W2905615324","https://openalex.org/W3149082380","https://openalex.org/W4253669045"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2532163536","https://openalex.org/W3146089259","https://openalex.org/W2007493856"],"abstract_inverted_index":{"The":[0],"exponential":[1],"increase":[2],"in":[3,70],"functionality":[4],"of":[5,51,63,85,94,113,150],"System-on-Chips":[6],"(SoCs)":[7],"and":[8,19,33,49,66,79,104,110,124,135],"reduced":[9],"Time-to-Market":[10],"(TTM)":[11],"requirements":[12,55],"have":[13],"significantly":[14],"altered":[15],"the":[16,26,61,92,95,114,117,148],"typical":[17],"design":[18,45,64],"verification":[20],"flow.":[21],"Virtual":[22],"Prototyping":[23],"(VP)":[24],"at":[25],"Electronic":[27],"System":[28],"Level":[29,36],"(ESL)":[30],"using":[31],"SystemC":[32],"its":[34],"Transaction":[35],"Modeling":[37],"(TLM)":[38],"framework":[39],"is":[40,97,120],"an":[41],"industry-accepted":[42],"solution.":[43],"VP":[44,146],"exploration,":[46],"review,":[47],"debugging,":[48],"integration":[50],"ever":[52],"changing":[53],"functional":[54],"can":[56],"be":[57],"made":[58],"faster":[59],"with":[60],"help":[62],"understanding":[65],"visualization":[67,84],"methods.":[68],"Hence,":[69],"this":[71],"paper,":[72],"we":[73],"propose":[74],"a":[75,98,144],"fully":[76],"automated":[77],"structural,":[78],"behavioral":[80,111],"analysis":[81,96],"approach":[82,100],"for":[83],"ESL":[86],"VPs":[87],"including":[88,143],"TLM-2.0":[89,132],"VPs.":[90],"At":[91],"heart":[93],"hybrid":[99],"which":[101],"uses":[102],"static":[103],"dynamic":[105],"methods":[106],"to":[107],"extract":[108],"structural":[109,123],"information":[112,119],"VP.":[115],"Afterwards,":[116],"extracted":[118],"translated":[121],"into":[122],"graphical":[125],"representations":[126],"such":[127],"as":[128],"UML":[129],"diagrams":[130],"(specifying":[131],"transactions'":[133],"protocols),":[134],"XML":[136],"format":[137],"(describing":[138],"designs'":[139],"structure).":[140],"Experimental":[141],"results":[142],"real-world":[145],"shows":[147],"effectiveness":[149],"our":[151],"approach.":[152]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}