{"id":"https://openalex.org/W2946134014","doi":"https://doi.org/10.1145/3299874.3318004","title":"Low Voltage Clock Tree Synthesis with Local Gate Clusters","display_name":"Low Voltage Clock Tree Synthesis with Local Gate Clusters","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2946134014","doi":"https://doi.org/10.1145/3299874.3318004","mag":"2946134014"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3318004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033656893","display_name":"Can Sitik","orcid":"https://orcid.org/0000-0003-0056-2137"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Sitik","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012129149","display_name":"Weicheng Liu","orcid":"https://orcid.org/0000-0002-6561-026X"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Weicheng Liu","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061262597","display_name":"Emre Salman","orcid":"https://orcid.org/0000-0001-6538-6803"},"institutions":[{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emre Salman","raw_affiliation_strings":["Stony Brook University, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stony Brook University, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7965,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62311654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"37","issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8923377394676208},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7269783020019531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6142868995666504},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5849409103393555},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5401791930198669},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5092977285385132},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4707995653152466},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4437296688556671},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.44022250175476074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4389103651046753},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4206163287162781},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3727736473083496},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23355147242546082},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2096845507621765},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19782009720802307},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08570301532745361},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07737508416175842}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8923377394676208},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7269783020019531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6142868995666504},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5849409103393555},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5401791930198669},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5092977285385132},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4707995653152466},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4437296688556671},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.44022250175476074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4389103651046753},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4206163287162781},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3727736473083496},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23355147242546082},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2096845507621765},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19782009720802307},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08570301532745361},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07737508416175842},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3318004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W601886942","https://openalex.org/W1990371333","https://openalex.org/W1999924508","https://openalex.org/W2023981464","https://openalex.org/W2035957933","https://openalex.org/W2087723567","https://openalex.org/W2121169595","https://openalex.org/W2126823681","https://openalex.org/W2128237591","https://openalex.org/W2139937095","https://openalex.org/W2142927744","https://openalex.org/W2144758504","https://openalex.org/W2149996407","https://openalex.org/W2158881717","https://openalex.org/W2167708050","https://openalex.org/W2176931898","https://openalex.org/W2247480952","https://openalex.org/W2326765630","https://openalex.org/W2600578627","https://openalex.org/W2908707593","https://openalex.org/W6678542427"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W1564063853"],"abstract_inverted_index":{"In":[0,17],"this":[1,38],"paper,":[2],"a":[3,24,121,135],"novel":[4],"local":[5],"clock":[6,11,35,64,125,139],"gate":[7],"cluster-aware":[8],"low":[9,18,68,136],"voltage":[10],"tree":[12],"synthesis":[13],"methodology":[14,57,112],"is":[15,23],"introduced.":[16],"voltage/swing":[19],"clocking,":[20],"timing":[21],"closure":[22],"challenging":[25,41],"problem":[26,39],"due":[27,42],"to":[28,43,71,120,134],"tight":[29],"skew":[30,81],"and":[31,51,66,82],"slew":[32,83],"constraints.":[33],"The":[34,55],"gating":[36,65],"makes":[37],"more":[40],"the":[44,49,52,59,63,74,79,86,94,104,110],"high":[45],"delay":[46],"mismatch":[47],"between":[48],"gated":[50,124],"non-gated":[53,138],"sinks.":[54],"proposed":[56,111],"preserves":[58],"power":[60,75,116],"savings":[61,117,131],"of":[62,97],"exploits":[67],"swing":[69,88,123,137],"clocking":[70],"further":[72],"reduce":[73],"consumption,":[76],"while":[77],"maintaining":[78],"same":[80],"constraints":[84],"as":[85,118,132],"full":[87,122],"counterpart.":[89],"Experimental":[90],"results":[91],"performed":[92],"on":[93],"large":[95],"circuits":[96],"ISCAS'89":[98],"benchmarks":[99],"operating":[100],"at":[101],"1.5GHz":[102],"in":[103],"45nm":[105],"technology":[106],"node":[107],"demonstrate":[108],"that":[109],"can":[113],"provide":[114],"38%":[115],"compared":[119,133],"tree,":[126],"achieving":[127],"an":[128],"additional":[129],"12%":[130],"tree.":[140]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}