{"id":"https://openalex.org/W2946744049","doi":"https://doi.org/10.1145/3299874.3318003","title":"An Automatic Transistor-Level Tool for GRM FPGA Interconnect Circuits Optimization","display_name":"An Automatic Transistor-Level Tool for GRM FPGA Interconnect Circuits Optimization","publication_year":2019,"publication_date":"2019-05-13","ids":{"openalex":"https://openalex.org/W2946744049","doi":"https://doi.org/10.1145/3299874.3318003","mag":"2946744049"},"language":"en","primary_location":{"id":"doi:10.1145/3299874.3318003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101963402","display_name":"Zhengjie Li","orcid":"https://orcid.org/0000-0002-2918-2800"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhengjie Li","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078819157","display_name":"Yuanlong Xiao","orcid":"https://orcid.org/0000-0002-3749-2729"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanlong Xiao","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110839622","display_name":"Yufan Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufan Zhang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041398818","display_name":"Yunbing Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunbing Pang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014548453","display_name":"Chengyu Hu","orcid":"https://orcid.org/0000-0001-8226-5747"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengyu Hu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002847404","display_name":"Jian Wang","orcid":"https://orcid.org/0000-0003-4361-8946"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Wang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081419061","display_name":"Jinmei Lai","orcid":"https://orcid.org/0009-0003-5238-4720"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinmei Lai","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5101963402"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5361771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6636459827423096},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.586743950843811},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5217276811599731},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.4924972951412201},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.47608983516693115},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.44275790452957153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4362500309944153},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4148254692554474},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35094472765922546},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.2123725414276123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19404828548431396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17679911851882935},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1523713767528534}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6636459827423096},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.586743950843811},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5217276811599731},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.4924972951412201},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.47608983516693115},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.44275790452957153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4362500309944153},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4148254692554474},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35094472765922546},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.2123725414276123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19404828548431396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17679911851882935},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1523713767528534},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3299874.3318003","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3299874.3318003","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1569550779","https://openalex.org/W1989227777","https://openalex.org/W2007109372","https://openalex.org/W2095258817","https://openalex.org/W2116094656","https://openalex.org/W2295327519","https://openalex.org/W2794259726"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2101823170","https://openalex.org/W2248394785","https://openalex.org/W2373416410","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2029157208","https://openalex.org/W2106442776","https://openalex.org/W2171938271","https://openalex.org/W2391496906"],"abstract_inverted_index":{"Due":[0],"to":[1,73,110,198],"its":[2],"dominance":[3],"in":[4,17,71],"FPGA":[5,44],"area":[6,54,77,127],"and":[7,15,67,82,94,106,128,163,167,191],"delay,":[8],"the":[9,39,48,60,89,95,107,112,121,124,129,178,193],"interconnect":[10,45,98,125],"circuit":[11,93,126],"is":[12,118,159],"traditionally":[13],"designed":[14],"optimized":[16],"full":[18],"customized":[19],"fashion,":[20],"which":[21],"can":[22],"be":[23],"extremely":[24],"time":[25,153,195],"consuming.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30,143],"propose":[31],"an":[32,53,75,80],"automated":[33],"transistor-level":[34],"sizing":[35,157],"optimization":[36,116,184,194],"method":[37,105],"for":[38,149,154],"widely-used":[40],"General":[41],"Routing":[42],"Matrix":[43],"circuits":[46,99],"with":[47,177],"following":[49],"three":[50],"features:":[51],"(1)":[52],"model":[55,86],"that":[56,87],"takes":[57],"into":[58],"account":[59],"commonly":[61],"used":[62],"diffusion":[63],"sharing,":[64],"transistor":[65,156],"folding":[66],"inputs":[68],"sharing":[69],"techniques":[70],"order":[72],"have":[74],"accurate":[76,81],"predication;":[78],"(2)":[79],"effective":[83],"non-linear":[84],"delay":[85,132],"treats":[88],"wire":[90,96],"within":[91],"a":[92,102,187],"between":[97],"separately;":[100],"(3)":[101],"multi-thread":[103],"acceleration":[104],"Minimum-Final-Delay":[108],"algorithm":[109],"speed-up":[111],"simulation.":[113],"The":[114,138,151],"global":[115],"cost":[117,139],"measured":[119],"by":[120,161],"product":[122],"of":[123],"representative":[130],"path":[131],"based":[133],"on":[134],"our":[135,182],"proposed":[136,183],"models.":[137],"reduces":[140,192],"10.9%,":[141],"when":[142,165],"use":[144],"65nm":[145],"CMOS":[146],"process":[147],"chip":[148],"evaluation.":[150],"simulation":[152],"different":[155],"combinations":[158],"improved":[160],"9X":[162],"15X":[164],"10":[166],"50":[168],"threads":[169],"are":[170],"used,":[171],"respectively,":[172],"faster":[173],"than":[174],"single-thread.":[175],"Compared":[176],"manual":[179],"design":[180,189],"method,":[181],"approach":[185],"explores":[186],"larger":[188],"space":[190],"from":[196],"months":[197],"hours.":[199]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}