{"id":"https://openalex.org/W2925849311","doi":"https://doi.org/10.1145/3297858.3304010","title":"Just-In-Time Compilation for Verilog","display_name":"Just-In-Time Compilation for Verilog","publication_year":2019,"publication_date":"2019-04-04","ids":{"openalex":"https://openalex.org/W2925849311","doi":"https://doi.org/10.1145/3297858.3304010","mag":"2925849311"},"language":"en","primary_location":{"id":"doi:10.1145/3297858.3304010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3297858.3304010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077176328","display_name":"Eric Schkufza","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Eric Schkufza","raw_affiliation_strings":["VMware Research, palo alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"VMware Research, palo alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082323503","display_name":"Michael Wei","orcid":"https://orcid.org/0000-0003-0433-3745"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Wei","raw_affiliation_strings":["VMware Research, palo alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"VMware Research, palo alto, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003307688","display_name":"Christopher J. Rossbach","orcid":"https://orcid.org/0000-0003-0329-3657"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christopher J. Rossbach","raw_affiliation_strings":["University of Texas Austin & VMware Research, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas Austin & VMware Research, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077176328"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.093,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.94390817,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.865117073059082},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7809619903564453},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7503769993782043},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6162905693054199},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.613549530506134},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5530034303665161},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5406212210655212},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.5251136422157288},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.4961903691291809},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4832797348499298},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4808524250984192},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.41550785303115845},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36669957637786865},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34236282110214233},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33952945470809937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.865117073059082},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7809619903564453},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7503769993782043},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6162905693054199},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.613549530506134},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5530034303665161},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5406212210655212},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.5251136422157288},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.4961903691291809},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4832797348499298},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4808524250984192},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.41550785303115845},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36669957637786865},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34236282110214233},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33952945470809937},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3297858.3304010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3297858.3304010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310620","display_name":"University of Texas at Austin","ror":"https://ror.org/00hj54h04"},{"id":"https://openalex.org/F4320316785","display_name":"VMware","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":71,"referenced_works":["https://openalex.org/W1480230076","https://openalex.org/W1588417671","https://openalex.org/W1591070193","https://openalex.org/W1604677972","https://openalex.org/W1644436786","https://openalex.org/W1963656762","https://openalex.org/W1972387588","https://openalex.org/W1980194681","https://openalex.org/W1981869558","https://openalex.org/W1982565841","https://openalex.org/W1983394510","https://openalex.org/W1983637205","https://openalex.org/W1989850654","https://openalex.org/W1990079240","https://openalex.org/W1996335201","https://openalex.org/W2022128349","https://openalex.org/W2028872072","https://openalex.org/W2038481674","https://openalex.org/W2040128025","https://openalex.org/W2041958163","https://openalex.org/W2043574880","https://openalex.org/W2046607278","https://openalex.org/W2054625910","https://openalex.org/W2066443755","https://openalex.org/W2074231493","https://openalex.org/W2088406542","https://openalex.org/W2094756095","https://openalex.org/W2095967702","https://openalex.org/W2096495947","https://openalex.org/W2098148840","https://openalex.org/W2100319014","https://openalex.org/W2102596689","https://openalex.org/W2103270419","https://openalex.org/W2121844137","https://openalex.org/W2129306603","https://openalex.org/W2133156997","https://openalex.org/W2139308272","https://openalex.org/W2142612171","https://openalex.org/W2143261129","https://openalex.org/W2143853136","https://openalex.org/W2143909327","https://openalex.org/W2146810916","https://openalex.org/W2147573317","https://openalex.org/W2149625778","https://openalex.org/W2149935414","https://openalex.org/W2150022482","https://openalex.org/W2155384680","https://openalex.org/W2155392824","https://openalex.org/W2168113051","https://openalex.org/W2169339215","https://openalex.org/W2188922879","https://openalex.org/W2282294254","https://openalex.org/W2284169075","https://openalex.org/W2286264920","https://openalex.org/W2287199594","https://openalex.org/W2294282016","https://openalex.org/W2402601480","https://openalex.org/W2482246557","https://openalex.org/W2515406844","https://openalex.org/W2527042725","https://openalex.org/W2542189141","https://openalex.org/W2626211758","https://openalex.org/W2753147542","https://openalex.org/W2798482398","https://openalex.org/W2899044382","https://openalex.org/W2914428814","https://openalex.org/W2978655370","https://openalex.org/W4210840105","https://openalex.org/W4245440340","https://openalex.org/W4247503996","https://openalex.org/W6768959830"],"related_works":["https://openalex.org/W2371266106","https://openalex.org/W2794617843","https://openalex.org/W2117382851","https://openalex.org/W3006505070","https://openalex.org/W2382449560","https://openalex.org/W2767298477","https://openalex.org/W2110432562","https://openalex.org/W2117864619","https://openalex.org/W2025344","https://openalex.org/W2090337950"],"abstract_inverted_index":{"FPGAs":[0,11],"offer":[1],"compelling":[2],"acceleration":[3],"opportunities":[4],"for":[5,10,79,127],"modern":[6],"applications.":[7],"However":[8],"compilation":[9,45,87],"is":[12,37,46,55],"painfully":[13],"slow,":[14],"potentially":[15],"requiring":[16],"hours":[17],"or":[18],"longer.":[19],"We":[20,68],"approach":[21],"this":[22],"problem":[23],"with":[24],"a":[25,34,41,94,111,119],"solution":[26],"from":[27,60,101],"the":[28,31,49,53,61,75,83,141,155],"software":[29,42],"domain:":[30],"use":[32],"of":[33],"JIT.":[35],"Code":[36],"executed":[38],"immediately":[39],"in":[40,48,73,110],"simulator,":[43],"and":[44,59,88,96,114,145,153],"performed":[47],"background.":[50],"When":[51],"finished,":[52],"code":[54,90],"moved":[56],"into":[57],"hardware,":[58],"user's":[62],"perspective":[63],"it":[64],"simply":[65],"gets":[66],"faster.":[67],"have":[69],"embodied":[70],"these":[71,123],"ideas":[72],"Cascade:":[74],"first":[76],"JIT":[77],"compiler":[78],"Verilog.":[80],"Cascade":[81,103,148],"reduces":[82,154],"time":[84,156],"between":[85],"initiating":[86],"running":[89],"to":[91,107,143,157],"less":[92],"than":[93],"second,":[95],"enables":[97],"generic":[98],"printf":[99],"debugging":[100,112],"hardware.":[102],"preserves":[104],"program":[105],"performance":[106],"within":[108],"3\u00d7":[109],"environment,":[113],"has":[115],"minimal":[116],"effect":[117],"on":[118,133],"finalized":[120],"design.":[121],"Crucially,":[122],"properties":[124],"hold":[125],"even":[126],"programs":[128],"that":[129],"perform":[130],"side":[131],"effects":[132],"connected":[134],"IO":[135],"devices.":[136],"A":[137],"user":[138],"study":[139],"demonstrates":[140],"value":[142],"experts":[144],"non-experts":[146],"alike:":[147],"encourages":[149],"more":[150],"frequent":[151],"compilation,":[152],"produce":[158],"working":[159],"hardware":[160],"designs.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}