{"id":"https://openalex.org/W2943720585","doi":"https://doi.org/10.1145/3297280.3297340","title":"Refresh optimised embedded-dram caches based on zero data detection","display_name":"Refresh optimised embedded-dram caches based on zero data detection","publication_year":2019,"publication_date":"2019-04-08","ids":{"openalex":"https://openalex.org/W2943720585","doi":"https://doi.org/10.1145/3297280.3297340","mag":"2943720585"},"language":"en","primary_location":{"id":"doi:10.1145/3297280.3297340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3297280.3297340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008566084","display_name":"Sheel Sindhu Manohar","orcid":"https://orcid.org/0000-0001-7490-6209"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sheel Sindhu Manohar","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008566084"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.4922,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59635483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"635","last_page":"642"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.917090654373169},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8449816107749939},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6974491477012634},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6875988245010376},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5894309282302856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5851148366928101},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5757983922958374},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5294767618179321},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.48725953698158264},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.48328903317451477},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.42667919397354126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3851228356361389},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37849992513656616},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29714083671569824},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2124595046043396},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13784033060073853}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.917090654373169},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8449816107749939},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6974491477012634},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6875988245010376},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5894309282302856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5851148366928101},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5757983922958374},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5294767618179321},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.48725953698158264},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48328903317451477},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.42667919397354126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3851228356361389},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37849992513656616},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29714083671569824},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2124595046043396},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13784033060073853},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3297280.3297340","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3297280.3297340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th ACM/SIGAPP Symposium on Applied Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1560492927","https://openalex.org/W1963881655","https://openalex.org/W1988664198","https://openalex.org/W1989608846","https://openalex.org/W2033811947","https://openalex.org/W2037635237","https://openalex.org/W2038780902","https://openalex.org/W2040767245","https://openalex.org/W2050900502","https://openalex.org/W2090032487","https://openalex.org/W2097538613","https://openalex.org/W2112197601","https://openalex.org/W2116674125","https://openalex.org/W2119092821","https://openalex.org/W2139138768","https://openalex.org/W2147657366","https://openalex.org/W2157587823","https://openalex.org/W2169875292","https://openalex.org/W2193198328","https://openalex.org/W2349022273","https://openalex.org/W2550529276","https://openalex.org/W2753463544","https://openalex.org/W2805375037","https://openalex.org/W3150909204","https://openalex.org/W4249176607","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2079638770","https://openalex.org/W2040021470","https://openalex.org/W3004383742","https://openalex.org/W2074922484","https://openalex.org/W4230093848","https://openalex.org/W4247641071","https://openalex.org/W2094308961","https://openalex.org/W155078272","https://openalex.org/W1985841039","https://openalex.org/W155242614"],"abstract_inverted_index":{"Muti-level":[0],"cache":[1],"hierarchy":[2],"with":[3],"large":[4],"sized":[5],"last":[6],"level":[7],"caches":[8],"(LLCs)":[9],"have":[10,35],"emerged":[11],"to":[12,49],"minimise":[13],"the":[14,18,22,58,64],"performance":[15],"gap":[16],"between":[17],"processing":[19],"cores":[20],"and":[21,39,60],"main":[23],"memory.":[24],"Traditionally,":[25],"LLCs":[26],"are":[27,45],"made":[28],"using":[29],"SRAM":[30],"technology,":[31],"however,":[32],"recent":[33],"trends":[34],"shown":[36],"that":[37],"dense":[38],"low":[40],"leakage":[41],"consuming":[42],"embedded-DRAMs":[43],"(eDRAM)":[44],"a":[46],"good":[47],"alternative":[48],"SRAM.":[50],"The":[51],"only":[52],"challenge":[53],"for":[54],"this":[55],"replacement":[56],"is":[57],"time":[59],"energy":[61],"consumed":[62],"by":[63,68],"periodic":[65],"refresh":[66],"demanded":[67],"eDRAMs.":[69]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}