{"id":"https://openalex.org/W2913120899","doi":"https://doi.org/10.1145/3293883.3295714","title":"Stretching the capacity of hardware transactional memory in IBM POWER architectures","display_name":"Stretching the capacity of hardware transactional memory in IBM POWER architectures","publication_year":2019,"publication_date":"2019-02-05","ids":{"openalex":"https://openalex.org/W2913120899","doi":"https://doi.org/10.1145/3293883.3295714","mag":"2913120899"},"language":"en","primary_location":{"id":"doi:10.1145/3293883.3295714","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3293883.3295714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2003.03317","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Ricardo Filipe","orcid":null},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Ricardo Filipe","raw_affiliation_strings":["Universidade de Lisboa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shady Issa","orcid":null},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Shady Issa","raw_affiliation_strings":["Universidade de Lisboa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Paolo Romano","orcid":null},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paolo Romano","raw_affiliation_strings":["Universidade de Lisboa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":null,"display_name":"Jo\u00e3o Barreto","orcid":null},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jo\u00e3o Barreto","raw_affiliation_strings":["Universidade de Lisboa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade de Lisboa","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141596103"],"apc_list":null,"apc_paid":null,"fwci":0.7207,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.60782317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.715499997138977},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6603999733924866},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5030999779701233},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.44589999318122864},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3772999942302704}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7240999937057495},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.715499997138977},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6603999733924866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5055000185966492},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5030999779701233},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.44589999318122864},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43880000710487366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4162999987602234},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3772999942302704},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.34860000014305115},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33399999141693115},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.3046000003814697},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.2671000063419342}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3293883.3295714","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3293883.3295714","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2003.03317","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2003.03317","pdf_url":"https://arxiv.org/pdf/2003.03317","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2003.03317","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2003.03317","pdf_url":"https://arxiv.org/pdf/2003.03317","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1970621822","https://openalex.org/W1996952974","https://openalex.org/W2005064465","https://openalex.org/W2014977566","https://openalex.org/W2017700354","https://openalex.org/W2019183416","https://openalex.org/W2020129682","https://openalex.org/W2032791226","https://openalex.org/W2040057776","https://openalex.org/W2043255549","https://openalex.org/W2050195061","https://openalex.org/W2055100610","https://openalex.org/W2082484926","https://openalex.org/W2086181186","https://openalex.org/W2117917070","https://openalex.org/W2128585185","https://openalex.org/W2131136524","https://openalex.org/W2135430119","https://openalex.org/W2137949772","https://openalex.org/W2139285682","https://openalex.org/W2141710443","https://openalex.org/W2141758526","https://openalex.org/W2152719738","https://openalex.org/W2161652554","https://openalex.org/W2336473670","https://openalex.org/W2398519237","https://openalex.org/W2485415552","https://openalex.org/W2510875338","https://openalex.org/W2626705819","https://openalex.org/W2903509378","https://openalex.org/W2964109949"],"related_works":[],"abstract_inverted_index":{"The":[0],"hardware":[1],"transactional":[2],"memory":[3],"(HTM)":[4],"implementations":[5],"in":[6],"commercially":[7],"available":[8],"processors":[9],"are":[10],"significantly":[11],"hindered":[12],"by":[13],"their":[14],"tight":[15],"capacity":[16],"constraints.":[17],"In":[18],"practice,":[19],"this":[20],"renders":[21],"current":[22],"HTMs":[23],"unsuitable":[24],"to":[25],"many":[26],"real-world":[27],"workloads":[28],"of":[29],"in-memory":[30],"databases.":[31]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-08-05T07:39:15.569665","created_date":"2019-02-21T00:00:00"}