{"id":"https://openalex.org/W2104812993","doi":"https://doi.org/10.1145/329166.329199","title":"Generating highly-routable sparse crossbars for PLDs","display_name":"Generating highly-routable sparse crossbars for PLDs","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W2104812993","doi":"https://doi.org/10.1145/329166.329199","mag":"2104812993"},"language":"en","primary_location":{"id":"doi:10.1145/329166.329199","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329199","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329199","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329199","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy Lemieux","raw_affiliation_strings":["Dept. of Elec. & Comp. Eng., University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Elec. & Comp. Eng., University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036033566","display_name":"Paul Leventis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Paul Leventis","raw_affiliation_strings":["Right Track CAD Corp., 313-720 Spadina Ave, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Right Track CAD Corp., 313-720 Spadina Ave, Toronto, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102968798","display_name":"David Lewis","orcid":"https://orcid.org/0000-0002-8126-5662"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"David Lewis","raw_affiliation_strings":["Dept. of Elec. & Comp. Eng., University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Elec. & Comp. Eng., University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":38,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6959474086761475},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.641886830329895},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.44546523690223694},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.4276527762413025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3520272970199585},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3507809638977051},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3171990215778351}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6959474086761475},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.641886830329895},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.44546523690223694},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.4276527762413025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3520272970199585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3507809638977051},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3171990215778351},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/329166.329199","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329199","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329199","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.37.4357","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.4357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~lemieux/publications/FPGA00.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.548.9060","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.548.9060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/fpga00/pdffiles/7_1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.1472","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.1472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~lemieux/publications/FPGA00.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/329166.329199","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329199","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329199","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2104812993.pdf","grobid_xml":"https://content.openalex.org/works/W2104812993.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1599626652","https://openalex.org/W1603934303","https://openalex.org/W1966573088","https://openalex.org/W2024701939","https://openalex.org/W2027891831","https://openalex.org/W2055926406","https://openalex.org/W2063292248","https://openalex.org/W2110378986","https://openalex.org/W2120080263","https://openalex.org/W2127780907","https://openalex.org/W2157431560","https://openalex.org/W2282645074","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W3202552726","https://openalex.org/W2075067217","https://openalex.org/W2279642117","https://openalex.org/W4254709952","https://openalex.org/W2026034687","https://openalex.org/W1687060458","https://openalex.org/W1976154696","https://openalex.org/W2353466952","https://openalex.org/W2609535666","https://openalex.org/W4240977383"],"abstract_inverted_index":{"A":[0],"method":[1,20,41],"for":[2],"evaluating":[3],"and":[4,13],"constructing":[5],"sparse":[6],"crossbars":[7],"which":[8],"are":[9],"both":[10],"area":[11],"efficient":[12],"highly":[14],"routable":[15],"is":[16],"presented.":[17],"The":[18,39],"evaluation":[19],"uses":[21],"a":[22],"network":[23],"flow":[24],"algorithm":[25],"to":[26,43,61],"accurately":[27],"compute":[28],"the":[29,45,48,77],"percentage":[30],"of":[31,47,56,79],"random":[32],"test":[33],"vectors":[34],"that":[35,52,74],"can":[36,59],"be":[37],"routed.":[38],"construction":[40],"attempts":[42],"maximize":[44],"spread":[46],"switch":[49],"locations,":[50],"such":[51],"any":[53],"given":[54],"subset":[55],"input":[57],"wires":[58,65],"connect":[60],"as":[62,66],"many":[63],"output":[64],"possible.":[67],"Based":[68],"on":[69],"Hall's":[70],"Theorem,":[71],"we":[72],"argue":[73],"this":[75],"increases":[76],"likelihood":[78],"routing.":[80]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}