{"id":"https://openalex.org/W2032932731","doi":"https://doi.org/10.1145/329166.329173","title":"Programmable memory blocks supporting content-addressable memory","display_name":"Programmable memory blocks supporting content-addressable memory","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W2032932731","doi":"https://doi.org/10.1145/329166.329173","mag":"2032932731"},"language":"en","primary_location":{"id":"doi:10.1145/329166.329173","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329173","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329173","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329173","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033792240","display_name":"Frank Heile","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank Heile","raw_affiliation_strings":["Altera, 101 Innovation Dr, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera, 101 Innovation Dr, San Jose, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090433366","display_name":"Andrew Leaver","orcid":"https://orcid.org/0000-0001-5467-3145"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew Leaver","raw_affiliation_strings":["Altera, 101 Innovation Dr, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera, 101 Innovation Dr, San Jose, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058133207","display_name":"Kerry Veenstra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kerry Veenstra","raw_affiliation_strings":["Altera, 101 Innovation Dr, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera, 101 Innovation Dr, San Jose, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4599,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68542302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7820075750350952},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.5205234289169312},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4982786178588867},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.48156026005744934},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.47655990719795227},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4760439395904541},{"id":"https://openalex.org/keywords/content","display_name":"Content (measure theory)","score":0.4694518446922302},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4595870077610016},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4423868954181671},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4214920699596405},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4143722653388977},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40507960319519043},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39125579595565796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3672594428062439},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.33779823780059814},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14327698945999146},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.08020871877670288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7820075750350952},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.5205234289169312},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4982786178588867},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.48156026005744934},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.47655990719795227},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4760439395904541},{"id":"https://openalex.org/C2778152352","wikidata":"https://www.wikidata.org/wiki/Q5165061","display_name":"Content (measure theory)","level":2,"score":0.4694518446922302},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4595870077610016},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4423868954181671},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4214920699596405},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4143722653388977},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40507960319519043},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39125579595565796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3672594428062439},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.33779823780059814},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14327698945999146},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.08020871877670288},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/329166.329173","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329173","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329173","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.584.2360","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.584.2360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/fpga00/pdffiles/1_2.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/329166.329173","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329173","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329173","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2032932731.pdf","grobid_xml":"https://content.openalex.org/works/W2032932731.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W1608572506","https://openalex.org/W2018384627","https://openalex.org/W2085826778","https://openalex.org/W2117355295"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W2019238062","https://openalex.org/W4238754064","https://openalex.org/W2056436264","https://openalex.org/W3048967625","https://openalex.org/W2354036839","https://openalex.org/W4243880661","https://openalex.org/W2136295296","https://openalex.org/W3093911585","https://openalex.org/W4248614727"],"abstract_inverted_index":{"The":[0,71,103],"Embedded":[1,109],"System":[2,110],"Block":[3,111],"(ESB)":[4],"of":[5,19,63,86,107],"the":[6,17,98],"APEX":[7],"E":[8],"programmable":[9,90],"logic":[10,91],"device":[11],"family":[12],"from":[13],"Altera":[14],"Corporation":[15],"includes":[16],"capability":[18],"implementing":[20],"content":[21],"addressable":[22],"memory":[23,75],"(CAM)":[24],"as":[25,27],"well":[26],"product":[28,53,65],"term":[29,54],"macrocells,":[30],"ROM,":[31],"and":[32,83,100,105],"dual":[33],"port":[34],"RAM.":[35],"In":[36,52],"CAM":[37,46],"mode":[38],"each":[39,56],"ESB":[40,57],"can":[41],"implement":[42],"a":[43,81,89],"32":[44,48,64,68],"word":[45],"with":[47,67],"bits":[49],"per":[50],"word.":[51],"mode,":[55],"has":[58],"16":[59],"macrocells":[60],"built":[61],"out":[62],"terms":[66],"literal":[69],"inputs.":[70],"ability":[72],"to":[73],"reconfigure":[74],"blocks":[76],"in":[77,88,96],"this":[78,108],"way":[79],"represents":[80],"new":[82],"innovative":[84],"use":[85],"resources":[87],"device,":[92],"requiring":[93],"creative":[94],"solutions":[95],"both":[97],"hardware":[99],"software":[101],"domains.":[102],"architecture":[104],"features":[106],"are":[112],"described.":[113]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}