{"id":"https://openalex.org/W2045726766","doi":"https://doi.org/10.1145/329166.329171","title":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","display_name":"The effect of LUT and cluster size on deep-submicron FPGA performance and density","publication_year":2000,"publication_date":"2000-02-01","ids":{"openalex":"https://openalex.org/W2045726766","doi":"https://doi.org/10.1145/329166.329171","mag":"2045726766"},"language":"en","primary_location":{"id":"doi:10.1145/329166.329171","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329171","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329171","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329171","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050495814","display_name":"Elias Ahmed","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Elias Ahmed","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":141,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7533892393112183},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7419289946556091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7110867500305176},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7013985514640808},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6005921959877014},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5670796632766724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5255255103111267},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.5194170475006104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4670848846435547},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4639059901237488},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45776277780532837},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45590609312057495},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44421982765197754},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42307624220848083},{"id":"https://openalex.org/keywords/cluster-size","display_name":"Cluster size","score":0.4125308394432068},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2536601722240448},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23272454738616943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1524486243724823},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.123788982629776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11461177468299866},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09841743111610413}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7533892393112183},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7419289946556091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7110867500305176},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7013985514640808},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6005921959877014},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5670796632766724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5255255103111267},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.5194170475006104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4670848846435547},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4639059901237488},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45776277780532837},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45590609312057495},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44421982765197754},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42307624220848083},{"id":"https://openalex.org/C3017540586","wikidata":"https://www.wikidata.org/wiki/Q612728","display_name":"Cluster size","level":3,"score":0.4125308394432068},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2536601722240448},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23272454738616943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1524486243724823},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.123788982629776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11461177468299866},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09841743111610413},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86025842","wikidata":"https://www.wikidata.org/wiki/Q5358432","display_name":"Electronic structure","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1145/329166.329171","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329171","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329171","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.6437","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.6437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ahmed/tvlsi_march_04.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.43.2557","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.2557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ahmed/fpga00.ps.gz","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.432.2693","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.432.2693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.iastate.edu/~zambreno/classes/cpre583/documents/AhmRos04A.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.550.6832","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.550.6832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/fpga00/pdffiles/1_1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.78.2963","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.78.2963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ahmed/fpga00.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/329166.329171","is_oa":true,"landing_page_url":"https://doi.org/10.1145/329166.329171","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/329166.329171","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2045726766.pdf","grobid_xml":"https://content.openalex.org/works/W2045726766.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W99957047","https://openalex.org/W152265269","https://openalex.org/W1502859127","https://openalex.org/W1523051745","https://openalex.org/W1705886065","https://openalex.org/W2006097283","https://openalex.org/W2056667966","https://openalex.org/W2071895938","https://openalex.org/W2089104196","https://openalex.org/W2089710952","https://openalex.org/W2105715355","https://openalex.org/W2107701025","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2113764809","https://openalex.org/W2120428171","https://openalex.org/W2124720785","https://openalex.org/W2134262422","https://openalex.org/W2150281391","https://openalex.org/W2159190350","https://openalex.org/W2169333805","https://openalex.org/W4213448271","https://openalex.org/W4243715249"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W2155289750","https://openalex.org/W2003435315","https://openalex.org/W2149339590"],"abstract_inverted_index":{"We":[0,34],"use":[1],"a":[2,11],"fully":[3],"timing-driven":[4],"experimental":[5],"flow":[6],"[4]":[7],"[15]":[8,23],"in":[9,42,85],"which":[10,27],"set":[12],"of":[13,30,45,65,79],"benchmark":[14],"circuits":[15],"are":[16],"synthesized":[17],"into":[18],"different":[19],"cluster-based":[20],"[2]":[21],"[3]":[22],"logic":[24],"block":[25],"architectures,":[26],"contain":[28],"groups":[29],"LUTs":[31],"and":[32,51,75],"flip-flops.":[33],"look":[35],"across":[36],"all":[37],"architectures":[38],"with":[39],"LUT":[40],"sizes":[41],"the":[43,63,66,77],"range":[44],"2":[46],"inputs":[47],"to":[48,56,61],"7":[49],"inputs,":[50],"cluster":[52],"size":[53],"from":[54],"1":[55],"10":[57],"LUTs.":[58],"In":[59],"order":[60],"judge":[62],"quality":[64],"architecture":[67],"we":[68],"do":[69],"both":[70],"detailed":[71],"circuit":[72,84],"level":[73],"design":[74],"measure":[76],"demand":[78],"routing":[80],"resources":[81],"for":[82],"every":[83],"each":[86],"architecture.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":9}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}