{"id":"https://openalex.org/W2908564879","doi":"https://doi.org/10.1145/3290589.3290602","title":"Design of FIR Filter Based on FPGA","display_name":"Design of FIR Filter Based on FPGA","publication_year":2018,"publication_date":"2018-10-12","ids":{"openalex":"https://openalex.org/W2908564879","doi":"https://doi.org/10.1145/3290589.3290602","mag":"2908564879"},"language":"en","primary_location":{"id":"doi:10.1145/3290589.3290602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3290589.3290602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Conference on Sensors, Signal and Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100650424","display_name":"Caihong Liu","orcid":"https://orcid.org/0000-0002-8582-912X"},"institutions":[{"id":"https://openalex.org/I145897649","display_name":"Minzu University of China","ror":"https://ror.org/0044e2g62","country_code":"CN","type":"education","lineage":["https://openalex.org/I145897649"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Cai-hong Liu","raw_affiliation_strings":["Northwest Minzu University, Lanzhou, Gansu, China"],"affiliations":[{"raw_affiliation_string":"Northwest Minzu University, Lanzhou, Gansu, China","institution_ids":["https://openalex.org/I145897649"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073973885","display_name":"Shuangliang Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I145897649","display_name":"Minzu University of China","ror":"https://ror.org/0044e2g62","country_code":"CN","type":"education","lineage":["https://openalex.org/I145897649"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuang-liang Tian","raw_affiliation_strings":["Northwest Minzu University, Lanzhou, Gansu, China"],"affiliations":[{"raw_affiliation_string":"Northwest Minzu University, Lanzhou, Gansu, China","institution_ids":["https://openalex.org/I145897649"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100629531","display_name":"Zilong Liu","orcid":"https://orcid.org/0000-0002-5851-4261"},"institutions":[{"id":"https://openalex.org/I145897649","display_name":"Minzu University of China","ror":"https://ror.org/0044e2g62","country_code":"CN","type":"education","lineage":["https://openalex.org/I145897649"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zi-long Liu","raw_affiliation_strings":["Northwest Minzu University, Lanzhou, Gansu, China"],"affiliations":[{"raw_affiliation_string":"Northwest Minzu University, Lanzhou, Gansu, China","institution_ids":["https://openalex.org/I145897649"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100650424"],"corresponding_institution_ids":["https://openalex.org/I145897649"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.19215073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"46","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8716639280319214},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6466225385665894},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6388546228408813},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.6107208132743835},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.555584728717804},{"id":"https://openalex.org/keywords/half-band-filter","display_name":"Half-band filter","score":0.550787627696991},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.52137690782547},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.500929594039917},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4908657670021057},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4689699411392212},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4455212950706482},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42842116951942444},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.41231822967529297},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.392103374004364},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.3098735511302948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2489578127861023},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.155528724193573},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.055797278881073}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8716639280319214},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6466225385665894},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6388546228408813},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.6107208132743835},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.555584728717804},{"id":"https://openalex.org/C141159389","wikidata":"https://www.wikidata.org/wiki/Q17020444","display_name":"Half-band filter","level":5,"score":0.550787627696991},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.52137690782547},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.500929594039917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4908657670021057},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4689699411392212},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4455212950706482},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42842116951942444},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.41231822967529297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.392103374004364},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.3098735511302948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2489578127861023},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.155528724193573},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.055797278881073},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3290589.3290602","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3290589.3290602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2018 International Conference on Sensors, Signal and Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2037506229","https://openalex.org/W2559550718","https://openalex.org/W2569033843","https://openalex.org/W2597996422","https://openalex.org/W2602577178","https://openalex.org/W2607071837","https://openalex.org/W2762220217","https://openalex.org/W2762430255","https://openalex.org/W2778658040","https://openalex.org/W4246818215","https://openalex.org/W4299855111","https://openalex.org/W6736588454"],"related_works":["https://openalex.org/W3149575174","https://openalex.org/W3167909407","https://openalex.org/W2216327664","https://openalex.org/W2134916610","https://openalex.org/W2612256009","https://openalex.org/W1988969459","https://openalex.org/W2375587864","https://openalex.org/W2384319286","https://openalex.org/W2239614294","https://openalex.org/W3205560229"],"abstract_inverted_index":{"The":[0,57,101],"filter":[1,35,42],"has":[2],"become":[3],"an":[4],"important":[5],"device":[6],"when":[7],"people":[8],"use":[9,102],"for":[10,23,32,99],"communication":[11],"and":[12,65,75],"deal":[13],"with":[14],"all":[15],"kinds":[16],"of":[17,77,103,110],"signals.":[18],"FPGA":[19,47],"is":[20,29,43,60,67,80],"very":[21,30],"suitable":[22],"digital":[24,34,41,81],"signal":[25],"processing.":[26],"And":[27],"it":[28],"good":[31],"designing":[33],"by":[36],"using":[37,95],"FPGA.":[38,100],"A":[39],"FIR":[40],"designed":[44],"based":[45],"on":[46],"in":[48,69],"this":[49,78],"paper,":[50],"It":[51],"can":[52,105],"assure":[53],"arbitrary":[54],"amplitude-frequency":[55],"characteristic.":[56],"hardware":[58],"design":[59,92],"from":[61],"Altera":[62],"company.":[63],"AD":[64],"DA":[66],"used":[68],"the":[70,73,91,96,108,111],"system":[71,79],"because":[72],"input":[74],"output":[76],"signal.":[82],"In":[83],"order":[84],"to":[85],"achieve":[86],"a":[87],"high":[88],"transmission":[89],"speed,":[90],"was":[93],"simulated":[94],"System":[97],"Generator":[98],"simulation":[104],"greatly":[106],"reduce":[107],"cost":[109],"experiment.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}