{"id":"https://openalex.org/W2917316052","doi":"https://doi.org/10.1145/3289602.3293997","title":"Maverick","display_name":"Maverick","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2917316052","doi":"https://doi.org/10.1145/3289602.3293997","mag":"2917316052"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293997","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063871159","display_name":"Dallon Glick","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dallon Glick","raw_affiliation_strings":["NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070204552","display_name":"Jesse Grigg","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jesse Grigg","raw_affiliation_strings":["NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Nelson","raw_affiliation_strings":["NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041342112","display_name":"Michael Wirthlin","orcid":"https://orcid.org/0000-0003-0328-6713"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Wirthlin","raw_affiliation_strings":["NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for Space, High-Performance, and Resilient Computing (SHREC) & Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"306","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.798710286617279},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7837637662887573},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7199462056159973},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.6647148132324219},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.63560950756073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6141160726547241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.582184374332428},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.567928671836853},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5576728582382202},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.5109464526176453},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5059964060783386},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4958225190639496},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4764059782028198},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4475937485694885},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4206765294075012},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2400120496749878},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20803558826446533},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.199350506067276},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1675223410129547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10969269275665283},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07732832431793213}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.798710286617279},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7837637662887573},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7199462056159973},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.6647148132324219},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.63560950756073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6141160726547241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.582184374332428},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.567928671836853},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5576728582382202},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.5109464526176453},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5059964060783386},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4958225190639496},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4764059782028198},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4475937485694885},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4206765294075012},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2400120496749878},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20803558826446533},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.199350506067276},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1675223410129547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10969269275665283},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07732832431793213},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293997","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2612354329","https://openalex.org/W2169423330","https://openalex.org/W3206404986","https://openalex.org/W2119176593","https://openalex.org/W2052059033","https://openalex.org/W2950840654","https://openalex.org/W2093864534","https://openalex.org/W2948541259","https://openalex.org/W2004826944","https://openalex.org/W1531732909"],"abstract_inverted_index":{"Traditionally,":[0],"an":[1,67,130],"FPGA":[2,224],"vendor's":[3,19],"own":[4,125,247],"set":[5,209],"of":[6,43,107,182,195,210,229],"computer-aided":[7],"design":[8,70,84,98],"(CAD)":[9],"tools":[10,25,127,146,167,171],"are":[11],"used":[12],"to":[13,29,37,46,60,80,128,164,206,213,239],"generate":[14],"circuits":[15],"for":[16,57,62],"a":[17,41,53,82,86,175,180,201,208,230],"given":[18],"FPGAs.":[20],"However,":[21],"numerous":[22],"non-vendor":[23],"CAD":[24,55,189,197],"have":[26],"been":[27],"introduced":[28],"supplement":[30],"the":[31,89,105,143,193,196,222,227],"vendor-provided":[32],"tools,":[33],"allowing":[34],"novel":[35],"ideas":[36],"be":[38,47],"explored":[39],"and":[40,85,95,120,142,154,168,191,241],"variety":[42],"technical":[44],"challenges":[45],"addressed.":[48],"This":[49,185],"poster":[50,186],"presents":[51],"Maverick,":[52],"stand-alone":[54],"flow":[56,79,91,112,198],"compiling":[58],"Verilog":[59,97,150],"bitstreams":[61,157,218,240],"Xilinx":[63],"7-Series":[64],"devices.":[65],"After":[66],"initial":[68],"configuration":[69],"is":[71],"created":[72],"with":[73,123],"Xilinx's":[74],"Vivado":[75],"partial":[76,156,214],"reconfiguration":[77],"(PR)":[78],"define":[81],"static":[83],"PR":[87,101],"region,":[88],"Maverick":[90,111],"can":[92,234],"then":[93,242],"compile":[94,207,236],"map":[96],"into":[99],"that":[100],"region":[102],"-":[103],"without":[104],"use":[106],"vendor":[108],"tools.":[109],"The":[110,216],"combines":[113],"two":[114],"existing":[115,166],"open":[116],"source":[117],"projects":[118],"(Yosys":[119],"Project":[121,144],"X-Ray)":[122],"our":[124],"RapidSmith2":[126,138],"form":[129],"end-to-end":[131],"compilation":[132],"flow.":[133],"It":[134],"uses":[135],"Yosys":[136],"(synthesis),":[137],"(pack,":[139],"place,":[140],"route),":[141],"X-Ray":[145],"(bitstream":[147],"generation),":[148],"taking":[149],"designs":[151,212,238],"as":[152,158,179],"input":[153],"generating":[155],"output.":[159],"Several":[160],"modifications":[161],"were":[162,172,219],"made":[163],"these":[165,188],"completely":[169],"new":[170,176],"created,":[173],"including":[174],"RapidSmith2-based":[177],"router,":[178],"part":[181],"this":[183],"work.":[184],"details":[187],"steps":[190],"shows":[192],"results":[194],"running":[199],"on":[200],"PYNQ-Z1":[202],"SoC's":[203],"ARM":[204],"processor":[205],"HDL":[211,237],"bitstreams.":[215],"resulting":[217],"configured":[220],"onto":[221,245],"PYNQ-Z1's":[223],"fabric,":[225],"demonstrating":[226],"feasibility":[228],"single-chip":[231],"system":[232],"which":[233],"both":[235],"configure":[243],"them":[244],"its":[246],"fabric.":[248]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2019-03-02T00:00:00"}