{"id":"https://openalex.org/W2917108426","doi":"https://doi.org/10.1145/3289602.3293974","title":"On Feasibility of FPGAs Without Dedicated Programmable Interconnect Structure","display_name":"On Feasibility of FPGAs Without Dedicated Programmable Interconnect Structure","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2917108426","doi":"https://doi.org/10.1145/3289602.3293974","mag":"2917108426"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293974","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/194124","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113335000","display_name":"Anastasiia Kucherenko","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Anastasiia Kucherenko","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085975517","display_name":"Stefan Nikoli\u0107","orcid":"https://orcid.org/0000-0002-6831-1740"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Stefan Nikolic","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113335000"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.01797241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"188","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7548683881759644},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7169114351272583},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7027550339698792},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5695155262947083},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.4560946226119995},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4518265128135681},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37519371509552},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3592034578323364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2926168441772461},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10471442341804504},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10354584455490112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7548683881759644},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7169114351272583},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7027550339698792},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5695155262947083},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.4560946226119995},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4518265128135681},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37519371509552},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3592034578323364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2926168441772461},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10471442341804504},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10354584455490112},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3289602.3293974","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293974","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:299637","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194124","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference poster"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:299637","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194124","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference poster"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2531107970","https://openalex.org/W2366554144","https://openalex.org/W2024574431","https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W2153942622","https://openalex.org/W2154203817","https://openalex.org/W3110740887","https://openalex.org/W2762083038","https://openalex.org/W2151233254"],"abstract_inverted_index":{"It":[0],"is":[1,23,40,51,70,208],"a":[2,7,52,65,86,100,122,170],"well":[3],"known":[4],"fact":[5],"that":[6],"great":[8],"majority":[9],"of":[10,29,37,46,49,89,94,112,115,154,162,169,214,217,225],"FPGA":[11,90],"chip":[12],"area":[13,21,175],"goes":[14],"into":[15],"the":[16,27,31,44,144,180,205,212,218,223,233],"programmable":[17,67],"interconnect":[18,32,68],"structure.":[19],"Since":[20],"consumption":[22],"mostly":[24],"proportional":[25],"to":[26,55,103,186,189,231,238],"level":[28],"flexibility":[30,39],"structure":[33,69],"offers,":[34],"how":[35],"much":[36,243],"this":[38,77,247],"really":[41],"needed":[42],"for":[43,85,179],"implementation":[45],"any":[47,105,156,190],"design":[48],"interest":[50],"logical":[53],"question":[54,79],"pose.":[56],"Going":[57],"one":[58,61,159],"step":[59],"further,":[60],"may":[62],"wonder":[63],"if":[64],"dedicated":[66],"even":[71],"necessary.":[72],"This":[73],"work":[74],"answers":[75],"exactly":[76],"second":[78],"by":[80,142],"providing":[81],"constructive":[82],"capability":[83],"proofs,":[84],"broad":[87],"class":[88],"architectures":[91,110],"composed":[92],"solely":[93],"look-up":[95],"tables":[96],"(LUTs)":[97],"connected":[98],"in":[99,164,192],"fixed":[101,118],"manner,":[102],"implement":[104],"circuit":[106,157],"graph.":[107],"Our":[108],"proposed":[109],"consist":[111],"identical":[113],"cells":[114],"LUTs":[116,216],"with":[117],"connections,":[119],"arranged":[120],"on":[121,158],"2D":[123],"grid.":[124],"Direct":[125],"wires":[126],"between":[127],"cell":[128,167,206,219],"input":[129],"and":[130,148,176,182,211],"output":[131],"pins":[132],"are":[133],"also":[134],"allowed,":[135],"enabling":[136],"long":[137],"uninterrupted":[138],"connections.":[139],"We":[140,173],"begin":[141],"formalizing":[143],"above":[145],"architecture":[146,191],"class,":[147],"then":[149],"describe":[150],"an":[151],"algorithm":[152],"capable":[153],"mapping":[155],"specific":[160],"member":[161],"it,":[163],"which":[165,193],"each":[166],"consists":[168],"single":[171],"4-LUT.":[172],"derive":[174],"runtime":[177],"bounds":[178],"algorithm,":[181],"finally":[183],"extend":[184],"it":[185],"be":[187],"applicable":[188],"no":[194],"LUT":[195,209],"receives":[196],"more":[197],"than":[198],"K":[199],"-":[200],"4":[201],"inputs":[202],"from":[203],"within":[204],"(K":[207],"size)":[210],"number":[213,224],"sink":[215],"does":[220],"not":[221,241],"exceed":[222],"source":[226],"LUTs.":[227],"Presented":[228],"algorithms":[229],"serve":[230],"answer":[232],"posed":[234],"question,":[235],"but,":[236],"due":[237],"area-inefficiency,":[239],"do":[240],"have":[242],"practical":[244],"value":[245],"at":[246],"point.":[248]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}