{"id":"https://openalex.org/W2917669411","doi":"https://doi.org/10.1145/3289602.3293965","title":"Building FPGA State Machines from Sequential Code","display_name":"Building FPGA State Machines from Sequential Code","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2917669411","doi":"https://doi.org/10.1145/3289602.3293965","mag":"2917669411"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025595606","display_name":"Carl\u2010Johannes Johnsen","orcid":"https://orcid.org/0000-0002-4835-8891"},"institutions":[{"id":"https://openalex.org/I124055696","display_name":"University of Copenhagen","ror":"https://ror.org/035b05819","country_code":"DK","type":"education","lineage":["https://openalex.org/I124055696"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Carl-Johannes Johnsen","raw_affiliation_strings":["University of Copenhagen, Copenhagen, Denmark"],"affiliations":[{"raw_affiliation_string":"University of Copenhagen, Copenhagen, Denmark","institution_ids":["https://openalex.org/I124055696"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073575213","display_name":"Kenneth Skovhede","orcid":"https://orcid.org/0000-0003-0265-1248"},"institutions":[{"id":"https://openalex.org/I124055696","display_name":"University of Copenhagen","ror":"https://ror.org/035b05819","country_code":"DK","type":"education","lineage":["https://openalex.org/I124055696"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Kenneth Skovhede","raw_affiliation_strings":["University of Copenhagen, Copenhagen, Denmark"],"affiliations":[{"raw_affiliation_string":"University of Copenhagen, Copenhagen, Denmark","institution_ids":["https://openalex.org/I124055696"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025595606"],"corresponding_institution_ids":["https://openalex.org/I124055696"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0186538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8435666561126709},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7872539758682251},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6046608686447144},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4374949038028717},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4179009795188904},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.41448426246643066},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37376466393470764},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36318689584732056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3612976670265198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3516271710395813}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8435666561126709},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7872539758682251},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6046608686447144},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4374949038028717},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4179009795188904},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.41448426246643066},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37376466393470764},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36318689584732056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3612976670265198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3516271710395813},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293965","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2009400117","https://openalex.org/W3189556868","https://openalex.org/W2068909549","https://openalex.org/W2372734686","https://openalex.org/W2390807153","https://openalex.org/W2096237565","https://openalex.org/W267098132","https://openalex.org/W2145455618","https://openalex.org/W3032962072","https://openalex.org/W2376639985"],"abstract_inverted_index":{"State":[0],"machines":[1,189],"are":[2],"commonly":[3],"used":[4],"and":[5,141,190,212,227],"well":[6],"understood":[7],"for":[8,84,126,130,140],"hardware.":[9],"However,":[10],"in":[11,155],"some":[12],"cases":[13],"they":[14],"can":[15,21,158],"introduce":[16],"complexity":[17,226],"as":[18,80,112,216],"the":[19,32,37,62,69,77,88,131,136,144,149,152,156,172,176,187,192,200,203,225,230],"program":[20,39,50,64],"no":[22],"longer":[23],"be":[24,118,159],"read":[25],"sequentially.":[26],"We":[27],"propose":[28],"an":[29],"extension":[30],"to":[31,47,121,199],"SME":[33,150,177,193],"model,":[34,151],"which":[35,91,169],"retains":[36],"sequential":[38,63,89],"structure,":[40],"by":[41,56,219],"using":[42],"a":[43,49,58,81,93,101,119,165],"barrier-like":[44],"'await'":[45],"construct":[46],"divide":[48],"into":[51,161],"states.":[52],"This":[53,73],"is":[54,71,92,195],"done":[55],"awaiting":[57],"predicate,":[59,82],"ensuring":[60],"that":[61,171,183,191],"does":[65],"not":[66],"progress":[67],"until":[68],"predicate":[70],"satisfied.":[72],"initial":[74],"implementation":[75],"enables":[76],"clock":[78,196,214],"signal":[79,110,115],"allowing":[83],"easy":[85],"partitioning":[86],"of":[87,202,229],"program,":[90],"common":[94],"approach":[95],"when":[96,124],"either":[97],"pipelining":[98],"or":[99,109],"sequencing":[100],"problem.":[102],"Future":[103],"implementations":[104],"will":[105,117],"also":[106],"enable":[107],"functions":[108],"values":[111,116],"predicates.":[113],"The":[114],"simple":[120],"use":[122],"barrier":[123],"waiting":[125],"external":[127],"input.":[128],"As":[129,146],"functions,":[132],"it":[133],"handles":[134],"all":[135],"communication":[137],"regarding":[138],"input/output":[139],"synchronization":[142],"with":[143,148,164],"function.":[145],"always":[147],"problems":[153],"implemented":[154],"model":[157],"transpiled":[160],"VHDL":[162,166,174],"along":[163],"test":[167],"bench,":[168],"verifies":[170],"generated":[173,204],"matches":[175],"simulation.":[178],"Our":[179],"preliminary":[180],"results":[181],"shows":[182],"Xilinx":[184],"Vivado":[185],"recognises":[186],"state":[188,221],"simulation":[194,201],"cycle":[197],"accurate":[198],"VHDL.":[205],"Furthermore,":[206],"we":[207,217],"see":[208],"reduced":[209],"resource":[210],"consumption":[211],"higher":[213],"rates,":[215],"should":[218],"leveraging":[220],"machines,":[222],"without":[223],"increasing":[224],"readability":[228],"original":[231],"program.":[232]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}