{"id":"https://openalex.org/W2916007397","doi":"https://doi.org/10.1145/3289602.3293953","title":"How to Accelerate FPGA Application in an Asynchronous Way?","display_name":"How to Accelerate FPGA Application in an Asynchronous Way?","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2916007397","doi":"https://doi.org/10.1145/3289602.3293953","mag":"2916007397"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293953","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045333131","display_name":"Anping He","orcid":"https://orcid.org/0000-0003-1913-2057"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Anping He","raw_affiliation_strings":["Lanzhou University, Lanzhou , China"],"affiliations":[{"raw_affiliation_string":"Lanzhou University, Lanzhou , China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100624320","display_name":"Jilin Zhang","orcid":"https://orcid.org/0000-0002-0423-9356"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jilin Zhang","raw_affiliation_strings":["Lanzhou University, Lanzhou, China"],"affiliations":[{"raw_affiliation_string":"Lanzhou University, Lanzhou, China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076132521","display_name":"Lvying Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lvying Yu","raw_affiliation_strings":["Lanzhou University, Lanzhou, China"],"affiliations":[{"raw_affiliation_string":"Lanzhou University, Lanzhou, China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100339735","display_name":"Pengfei Li","orcid":"https://orcid.org/0000-0001-8560-4409"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengfei Li","raw_affiliation_strings":["Lanzhou University, Lanzhou, China"],"affiliations":[{"raw_affiliation_string":"Lanzhou University, Lanzhou, China","institution_ids":["https://openalex.org/I76214153"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100317804","display_name":"Lian Li","orcid":"https://orcid.org/0000-0002-6730-8208"},"institutions":[{"id":"https://openalex.org/I76214153","display_name":"Lanzhou University","ror":"https://ror.org/01mkqqe32","country_code":"CN","type":"education","lineage":["https://openalex.org/I76214153"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lian Li","raw_affiliation_strings":["Lanzhou University, Lanzhou, China"],"affiliations":[{"raw_affiliation_string":"Lanzhou University, Lanzhou, China","institution_ids":["https://openalex.org/I76214153"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045333131"],"corresponding_institution_ids":["https://openalex.org/I76214153"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42967921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"304","last_page":"304"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8767212629318237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.818464457988739},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7784296274185181},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.7307522296905518},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6412093639373779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5557543039321899},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.5292719602584839},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49982738494873047},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4593747854232788},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4586378037929535},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.4393528997898102},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4122507572174072},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.377246230840683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3700432777404785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3244958221912384},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2517731189727783},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12294018268585205}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8767212629318237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.818464457988739},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7784296274185181},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.7307522296905518},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6412093639373779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5557543039321899},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.5292719602584839},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49982738494873047},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4593747854232788},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4586378037929535},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.4393528997898102},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4122507572174072},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.377246230840683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3700432777404785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3244958221912384},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2517731189727783},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12294018268585205},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293953","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1968781926","https://openalex.org/W2242574529","https://openalex.org/W2076318371","https://openalex.org/W2157919075","https://openalex.org/W2360490191","https://openalex.org/W2540947942","https://openalex.org/W2376977248","https://openalex.org/W2122279357","https://openalex.org/W2081715829","https://openalex.org/W4232268741"],"abstract_inverted_index":{"FPGA":[0,78,102,188,247],"with":[1,43,99],"massive":[2],"customizable":[3],"parallel":[4],"computation":[5],"capacity,":[6],"is":[7,91,115,148,238],"potentially":[8],"good":[9],"for":[10,158,186,227],"fast":[11,139],"time-to-market":[12],"applications.":[13],"However,":[14],"its":[15],"complex":[16,44],"placing":[17],"and":[18,26,38,64,104,166,174,213,242],"routing":[19],"lead":[20],"to":[21,54,72,94,137,152,168],"a":[22,35,96,100,228],"relatively":[23],"large":[24],"latency":[25,248],"low":[27],"frequency.":[28],"Besides,":[29],"the":[30,41,57,60,77,124,138,193,243],"clock":[31,130],"problems":[32],"might":[33],"make":[34],"design":[36,62,85,98,184,211,226],"hard":[37],"slow,":[39],"especially":[40],"one":[42,112],"control":[45,195],"or":[46,88],"variant":[47],"computations.":[48],"All":[49,215],"of":[50,59,108,170,216,222],"those":[51],"defects":[52],"seem":[53],"be":[55,164],"from":[56],"essence":[58],"synchronous":[61,111],"methodology":[63],"there":[65],"does":[66],"not":[67,81],"exist":[68],"an":[69,83,181,219,224],"easy":[70],"way":[71,221],"solve":[73],"by":[74,197],"clocks.":[75],"Although":[76],"vendors":[79],"do":[80],"supply":[82,218],"asynchronous":[84,125,183,194,225,244],"routine,":[86],"flow":[87,212],"tool,":[89],"it":[90],"still":[92],"possible":[93],"implement":[95],"clockless":[97],"concrete":[101],"chip":[103],"then":[105],"harness":[106],"lots":[107],"benefits":[109],"that":[110,128,150,233],"misses,":[113],"which":[114],"shown":[116],"in":[117],"this":[118],"paper.":[119],"We":[120],"adopt":[121],"link-joint":[122,146],"as":[123,190,192,207,209],"communication":[126,234],"mechanism":[127],"discards":[129],"limitation,":[131],"but":[132],"equips":[133],"high":[134],"throughput":[135],"due":[136],"handshake":[140],"among":[141],"neighbor":[142,236],"clicks.":[143],"The":[144,230],"simplest":[145],"circuit":[147],"click":[149],"conforms":[151],"Bundled":[153],"Bound":[154],"Data":[155],"(BBD)":[156],"protocol":[157],"local":[159],"communication.":[160],"Multiple":[161],"clicks":[162,237],"can":[163],"constructed":[165],"trimmed":[167],"types":[169],"micro-pipeline":[171,199],"structures,":[172],"feasibly":[173],"flexibly.":[175],"With":[176],"above":[177],"considerations,":[178],"we":[179,202],"propose":[180],"innovative":[182],"method":[185,245],"Xilinx":[187],"applications,":[189],"well":[191,208],"framework":[196],"dedicated":[198],"structures.":[200],"Furthermore,":[201],"introduce":[203],"delay":[204],"maching":[205],"technologies":[206],"whole":[210],"tool-chain.":[214],"these":[217],"applicable":[220],"accelerating":[223],"FPGA.":[229],"case-studies":[231],"show":[232],"between":[235],"less":[239],"than":[240],"1.1ns":[241],"accelerates":[246],"extremely.":[249]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}