{"id":"https://openalex.org/W2915933024","doi":"https://doi.org/10.1145/3289602.3293927","title":"Fractal Synthesis","display_name":"Fractal Synthesis","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2915933024","doi":"https://doi.org/10.1145/3289602.3293927","mag":"2915933024"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Intel PSG, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel PSG, London, United Kingdom","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067241056","display_name":"Gregg Baeckler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregg Baeckler","raw_affiliation_strings":["Intel PSG, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel PSG, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060878942","display_name":"Sergey Gribok","orcid":"https://orcid.org/0000-0003-3339-7705"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sergey Gribok","raw_affiliation_strings":["Intel PSG, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel PSG, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8476,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.73493694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"202","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9237757921218872},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8134435415267944},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7004267573356628},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6830231547355652},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5851613283157349},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5223913788795471},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.494398832321167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45010021328926086},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.41267114877700806},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40496742725372314},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3845471143722534},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3292735815048218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3281521499156952},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29619544744491577},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15951931476593018}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9237757921218872},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8134435415267944},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7004267573356628},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6830231547355652},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5851613283157349},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5223913788795471},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.494398832321167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45010021328926086},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.41267114877700806},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40496742725372314},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3845471143722534},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3292735815048218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3281521499156952},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29619544744491577},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15951931476593018},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293927","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1583136220","https://openalex.org/W2002641171","https://openalex.org/W2023428606","https://openalex.org/W2029031086","https://openalex.org/W2111756578","https://openalex.org/W2138383740","https://openalex.org/W2150281391","https://openalex.org/W2151614223","https://openalex.org/W2538165366","https://openalex.org/W2606722458","https://openalex.org/W2769918628","https://openalex.org/W2770762651","https://openalex.org/W2788007484","https://openalex.org/W2792503273","https://openalex.org/W2883929540","https://openalex.org/W2892053304","https://openalex.org/W2953153978","https://openalex.org/W4231568942"],"related_works":["https://openalex.org/W1563413165","https://openalex.org/W2106942255","https://openalex.org/W2100678844","https://openalex.org/W4287899586","https://openalex.org/W2351423053","https://openalex.org/W2362381839","https://openalex.org/W3003157874","https://openalex.org/W2343601868","https://openalex.org/W2114770730","https://openalex.org/W2119748374"],"abstract_inverted_index":{"This":[0],"paper":[1],"will":[2,110],"describe":[3,59,132],"Fractal":[4],"Synthesis,":[5],"which":[6,20],"is":[7,70],"a":[8,38,103],"new":[9,40,60,133],"set":[10],"of":[11,34,46,49,67,98],"synthesis,":[12],"clustering,":[13],"and":[14,25,52,87,124,138],"packing":[15],"algorithms":[16],"for":[17,28,102,118],"FPGA":[18,41,51,69,106],"devices,":[19],"dramatically":[21],"increases":[22],"the":[23,47,50,68],"utilization":[24,66,114],"effective":[26],"performance":[27,137],"arithmetic":[29,100,122],"rich":[30],"designs.":[31,93],"The":[32],"emergence":[33],"AI":[35],"inferencing":[36],"as":[37],"significant":[39],"application":[42],"has":[43],"brought":[44],"some":[45],"shortcomings":[48],"current":[53],"design":[54],"flows":[55],"into":[56],"focus.":[57],"We":[58],"results":[61],"where":[62,135],"near":[63],"100%":[64],"logic":[65,113,128],"not":[71],"only":[72],"possible,":[73],"but":[74],"deterministic,":[75],"with":[76,126],"consistent":[77],"high":[78],"clock":[79],"rates.":[80],"Alternately,":[81],"smaller":[82],"datapaths":[83],"can":[84,141],"be":[85,142],"synthesized,":[86],"combined":[88],"to":[89,144,151],"make":[90],"chip":[91],"filling":[92],"In":[94],"one":[95],"benchmark":[96],"consisting":[97],"purely":[99],"datapath":[101],"large":[104],"Stratix\u00ae10":[105],"(E-2":[107],"speedgrade),":[108],"we":[109,131],"show":[111],"92%":[112],"at":[115],"460":[116],"MHz":[117],"an":[119],"automatically":[120],"placed":[121],"datapath,":[123],"410MHz":[125],"97%":[127],"utilization.":[129],"Furthermore,":[130],"results,":[134],"these":[136,149],"density":[139],"level":[140],"applied":[143],"non-arithmetic":[145],"designs,":[146],"by":[147],"extending":[148],"techniques":[150],"placement.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2019-03-02T00:00:00"}