{"id":"https://openalex.org/W2915376612","doi":"https://doi.org/10.1145/3289602.3293924","title":"The P4->NetFPGA Workflow for Line-Rate Packet Processing","display_name":"The P4->NetFPGA Workflow for Line-Rate Packet Processing","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2915376612","doi":"https://doi.org/10.1145/3289602.3293924","mag":"2915376612"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023163827","display_name":"Stephen Ibanez","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Ibanez","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024404837","display_name":"Gordon Brebner","orcid":"https://orcid.org/0000-0002-9691-459X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gordon Brebner","raw_affiliation_strings":["Xilinx Labs, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Labs, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035085176","display_name":"Nick McKeown","orcid":"https://orcid.org/0009-0000-3657-3933"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nick McKeown","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034926658","display_name":"Noa Zilberman","orcid":"https://orcid.org/0000-0002-3655-2873"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Noa Zilberman","raw_affiliation_strings":["University of Cambridge, Cambridge, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Cambridge, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023163827"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":12.786,"has_fulltext":false,"cited_by_count":108,"citation_normalized_percentile":{"value":0.98948976,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8099702596664429},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6429768800735474},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6214264631271362},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6068416237831116},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42529425024986267},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4193716049194336},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3764708936214447},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3576943874359131},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34971511363983154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33763188123703003},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.18677201867103577},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1816893219947815}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8099702596664429},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6429768800735474},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6214264631271362},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6068416237831116},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42529425024986267},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4193716049194336},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3764708936214447},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3576943874359131},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34971511363983154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33763188123703003},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.18677201867103577},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1816893219947815}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293924","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[{"id":"https://openalex.org/F4320319993","display_name":"Leverhulme Trust","ror":"https://ror.org/012mzw131"},{"id":"https://openalex.org/F4320322909","display_name":"Isaac Newton Trust","ror":"https://ror.org/02gn6ta77"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1608999459","https://openalex.org/W1994926493","https://openalex.org/W2039146729","https://openalex.org/W2040882418","https://openalex.org/W2074616737","https://openalex.org/W2103798154","https://openalex.org/W2147118406","https://openalex.org/W2168113051","https://openalex.org/W2248712422","https://openalex.org/W2283556750","https://openalex.org/W2491015902","https://openalex.org/W2510309737","https://openalex.org/W2607067159","https://openalex.org/W2731242240","https://openalex.org/W2734941459","https://openalex.org/W2744693751","https://openalex.org/W2761338514","https://openalex.org/W2768439981","https://openalex.org/W2798534715","https://openalex.org/W2887103643","https://openalex.org/W2899869656","https://openalex.org/W2900165493","https://openalex.org/W3020993522","https://openalex.org/W3028504644","https://openalex.org/W3105484218","https://openalex.org/W6636558983","https://openalex.org/W6740805982"],"related_works":["https://openalex.org/W4240253816","https://openalex.org/W3096456556","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W1981780420","https://openalex.org/W2182707996","https://openalex.org/W2612099726","https://openalex.org/W2531450434","https://openalex.org/W2160632767"],"abstract_inverted_index":{"P4":[0,129,134,173,192],"has":[1],"emerged":[2],"as":[3,96],"the":[4,30,35,67,113,127,142,152,157,172,178,185,191],"de":[5],"facto":[6],"standard":[7],"language":[8,175],"for":[9,44,77,81],"describing":[10],"how":[11,51,120,184,201],"network":[12,23,202],"packets":[13,121],"should":[14],"be":[15,124],"processed,":[16],"and":[17,28,47,56,83,108,156,176,198],"is":[18,39,66,149,187],"becoming":[19],"widely":[20],"used":[21,189],"by":[22,190,206],"owners,":[24],"systems":[25,203],"developers,":[26],"researchers":[27,46],"in":[29,79,126],"classroom.":[31],"The":[32,146],"goal":[33],"of":[34,171],"work":[36],"presented":[37],"here":[38],"to":[40,49,52,57,91,104,118,123,136,194,199],"make":[41],"it":[42,101],"easier":[43],"engineers,":[45],"students":[48,208],"learn":[50,92],"program":[53],"using":[54],"P4,":[55],"build":[58,195],"prototypes":[59],"running":[60],"on":[61,141],"real":[62,214],"hardware.":[63,215],"Our":[64],"target":[65],"NetFPGA":[68,87,143,158],"SUME":[69,144,159],"platform,":[70],"a":[71],"4x10":[72],"Gb/s":[73],"PCIe":[74],"card":[75],"designed":[76],"use":[78],"universities":[80],"teaching":[82],"research.":[84],"Until":[85],"now,":[86],"users":[88],"have":[89],"needed":[90],"an":[93,169],"HDL":[94],"such":[95],"Verilog":[97],"or":[98],"VHDL,":[99],"making":[100],"off":[102],"limits":[103],"many":[105],"software":[106],"developers":[107,117],"students.":[109],"Therefore,":[110],"we":[111,167],"developed":[112],"P4->NetFPGA":[114,147,179],"workflow,":[115],"allowing":[116],"describe":[119,177,183],"are":[122,204],"processed":[125],"high-level":[128],"language,":[130],"then":[131],"compile":[132],"their":[133],"programs":[135],"run":[137],"at":[138],"line":[139],"rate":[140],"board.":[145],"workflow":[148,186],"built":[150,205],"upon":[151],"Xilinx":[153],"P4-SDNet":[154],"compiler":[155],"open":[160],"source":[161],"code":[162],"base.":[163],"In":[164],"this":[165],"paper,":[166],"provide":[168],"overview":[170],"programming":[174],"workflow.":[180],"We":[181],"also":[182],"being":[188],"community":[193],"research":[196],"prototypes,":[197],"teach":[200],"providing":[207],"with":[209,213],"hands-on":[210],"experience":[211],"working":[212]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":20},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":23},{"year":2020,"cited_by_count":22},{"year":2019,"cited_by_count":12}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}