{"id":"https://openalex.org/W2916778556","doi":"https://doi.org/10.1145/3289602.3293912","title":"Math Doesn't Have to be Hard","display_name":"Math Doesn't Have to be Hard","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2916778556","doi":"https://doi.org/10.1145/3289602.3293912","mag":"2916778556"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293912","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090801235","display_name":"Andrew Boutros","orcid":"https://orcid.org/0000-0002-8044-1644"},"institutions":[{"id":"https://openalex.org/I4210127509","display_name":"Vector Institute","ror":"https://ror.org/03kqdja62","country_code":"CA","type":"facility","lineage":["https://openalex.org/I4210127509"]},{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andrew Boutros","raw_affiliation_strings":["University of Toronto &amp; Vector Institute, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto &amp; Vector Institute, Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210127509","https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010597791","display_name":"Mohamed Eldafrawy","orcid":"https://orcid.org/0000-0002-4157-8584"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed Eldafrawy","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035517387","display_name":"Sadegh Yazdanshenas","orcid":"https://orcid.org/0000-0002-1044-4460"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadegh Yazdanshenas","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]},{"id":"https://openalex.org/I4210127509","display_name":"Vector Institute","ror":"https://ror.org/03kqdja62","country_code":"CA","type":"facility","lineage":["https://openalex.org/I4210127509"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["University of Toronto &amp; Vector Institute, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto &amp; Vector Institute, Toronto, ON, Canada","institution_ids":["https://openalex.org/I4210127509","https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090801235"],"corresponding_institution_ids":["https://openalex.org/I185261750","https://openalex.org/I4210127509"],"apc_list":null,"apc_paid":null,"fwci":1.8096,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.85280377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8037807941436768},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7316783666610718},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5783156156539917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5355925559997559},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5288846492767334},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.5095387101173401},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.4827984571456909},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4563491940498352},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44825291633605957},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3771982789039612},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.34740543365478516}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8037807941436768},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7316783666610718},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5783156156539917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5355925559997559},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5288846492767334},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.5095387101173401},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.4827984571456909},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4563491940498352},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44825291633605957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3771982789039612},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.34740543365478516},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293912","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320330223","display_name":"Vector Institute","ror":"https://ror.org/03kqdja62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1990067642","https://openalex.org/W2007109372","https://openalex.org/W2035626076","https://openalex.org/W2048773562","https://openalex.org/W2061488635","https://openalex.org/W2095258817","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2126255765","https://openalex.org/W2148676074","https://openalex.org/W2171768221","https://openalex.org/W2264331490","https://openalex.org/W2604319603","https://openalex.org/W2618530766","https://openalex.org/W2785649635","https://openalex.org/W2827334269","https://openalex.org/W2883929540","https://openalex.org/W2903688003","https://openalex.org/W2903735800","https://openalex.org/W2919115771"],"related_works":["https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W1564887326","https://openalex.org/W3215589575","https://openalex.org/W2116803521","https://openalex.org/W3150959508","https://openalex.org/W1571090276","https://openalex.org/W2773283032","https://openalex.org/W1973800584","https://openalex.org/W2185760795"],"abstract_inverted_index":{"Recent":[0],"work":[1],"has":[2],"shown":[3],"that":[4],"using":[5],"low-precision":[6],"arithmetic":[7],"in":[8,87,109],"Deep":[9],"Neural":[10],"Network":[11],"(DNN)":[12],"inference":[13],"acceleration":[14],"can":[15],"yield":[16],"large":[17],"efficiency":[18],"gains":[19],"with":[20,151],"little":[21],"or":[22,29],"no":[23],"accuracy":[24],"degradation":[25],"compared":[26],"to":[27,74,97,105],"half":[28],"single":[30],"precision":[31,44,61],"floating-point":[32],"by":[33,159],"enabling":[34],"more":[35],"MAC":[36,110,157],"operations":[37,85],"per":[38],"unit":[39],"area.":[40],"The":[41],"most":[42],"efficient":[43],"is":[45],"a":[46,106,114,129,152],"complex":[47],"function":[48],"of":[49,63,82,94,135,164,174],"the":[50,59,76,80,88,98,138,162],"DNN":[51],"application,":[52],"structure":[53],"and":[54,78,128,168,176],"required":[55],"accuracy,":[56],"which":[57,145],"makes":[58],"variable":[60],"capabilities":[62],"FPGAs":[64],"very":[65],"valuable.":[66],"We":[67],"propose":[68],"three":[69],"logic":[70],"block":[71],"architecture":[72,150],"enhancements":[73],"increase":[75,108,134],"density":[77,158],"reduce":[79],"delay":[81,133,172],"multiply-accumulate":[83],"(MAC)":[84],"implemented":[86],"soft":[89],"fabric.":[90],"Adding":[91],"another":[92],"level":[93],"carry":[95,101],"chain":[96,102],"ALM":[99],"(extra":[100],"architecture)":[103],"leads":[104],"1.5x":[107],"density,":[111],"while":[112],"ensuring":[113],"small":[115],"impact":[116,143],"on":[117],"general":[118],"designs":[119],"as":[120],"it":[121],"adds":[122],"only":[123],"2.6%":[124],"FPGA":[125],"tile":[126,166],"area":[127,167],"representative":[130,169],"critical":[131,170],"path":[132,171],"0.8%.":[136],"On":[137],"other":[139],"hand,":[140],"our":[141,147],"highest":[142],"option,":[144],"combines":[146],"4-bit":[148],"Adder":[149],"9-bit":[153],"Shadow":[154],"Multiplier,":[155],"increases":[156],"6.1x,":[160],"at":[161],"cost":[163],"larger":[165],"overheads":[173],"16.7%":[175],"9.8%,":[177],"respectively.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}
