{"id":"https://openalex.org/W2915244343","doi":"https://doi.org/10.1145/3289602.3293899","title":"EASY","display_name":"EASY","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2915244343","doi":"https://doi.org/10.1145/3289602.3293899","mag":"2915244343"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293899","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060302344","display_name":"Jianyi Cheng","orcid":"https://orcid.org/0000-0003-2791-2555"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jianyi Cheng","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030827011","display_name":"Shane Fleming","orcid":"https://orcid.org/0000-0002-3224-278X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shane T. Fleming","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111816519","display_name":"Yu Ting Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Ting Chen","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8672337532043457},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5296654105186462},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5094130635261536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49723580479621887},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4537390470504761},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.44624680280685425},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.374796986579895},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.35150712728500366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3433064818382263},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31623685359954834},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.29251062870025635},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.28151845932006836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8672337532043457},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5296654105186462},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5094130635261536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49723580479621887},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4537390470504761},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.44624680280685425},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.374796986579895},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35150712728500366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3433064818382263},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31623685359954834},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.29251062870025635},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.28151845932006836},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3289602.3293899","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3289602.3293899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/66943","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/66943","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"27th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G2784140359","display_name":"Application Customisation: Enhancing Design Quality and Developer Productivity","funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G774180880","display_name":null,"funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320005","display_name":"Royal Academy of Engineering","ror":"https://ror.org/0526snb40"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1606177908","https://openalex.org/W1970032753","https://openalex.org/W2000031176","https://openalex.org/W2005022399","https://openalex.org/W2039974221","https://openalex.org/W2108182665","https://openalex.org/W2127699991","https://openalex.org/W2153185479","https://openalex.org/W2171318521","https://openalex.org/W2397875151","https://openalex.org/W2469322671","https://openalex.org/W2584219348","https://openalex.org/W2726379355","https://openalex.org/W2762612081","https://openalex.org/W2792647449"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W2078640694","https://openalex.org/W2160632767","https://openalex.org/W2060267190","https://openalex.org/W2038379180","https://openalex.org/W3149406234","https://openalex.org/W2014339615","https://openalex.org/W2071490148","https://openalex.org/W1569272948","https://openalex.org/W71081774"],"abstract_inverted_index":{"High-Level":[0],"Synthesis":[1],"(HLS)":[2],"tools":[3,19,43],"automatically":[4,50],"transform":[5],"a":[6,10,13,32,87,103,115,157],"high-level":[7],"specification":[8],"of":[9,140,159],"circuit":[11,109],"into":[12],"low-level":[14],"RTL":[15],"description.":[16],"Traditionally,":[17],"HLS":[18,42,151],"have":[20,75],"operated":[21],"on":[22,62,118],"sequential":[23],"code,":[24],"however":[25],"in":[26,44],"recent":[27],"years":[28],"there":[29],"has":[30],"been":[31],"drive":[33],"to":[34,49,56,79,110,121,135,148,167],"synthesize":[35],"multi-threaded":[36],"code.":[37],"A":[38],"major":[39],"challenge":[40],"facing":[41],"this":[45,92,96],"context":[46],"is":[47],"how":[48],"partition":[51],"memory":[52,68,72,89,124],"amongst":[53],"parallel":[54],"threads":[55,84],"fully":[57],"exploit":[58],"the":[59,119,137,141,149],"bandwidth":[60],"available":[61],"an":[63],"FPGA":[64],"device":[65],"and":[66,153,171],"avoid":[67],"contention.":[69],"Current":[70],"automatic":[71],"partitioning":[73],"techniques":[74],"inefficient":[76],"arbitration":[77,138],"due":[78],"conservative":[80],"assumptions":[81],"regarding":[82],"which":[83,123,129],"may":[85],"access":[86],"given":[88],"bank.":[90],"In":[91],"paper,":[93],"we":[94,163],"address":[95],"problem":[97],"through":[98],"formal":[99],"verification":[100],"techniques,":[101],"permitting":[102],"less":[104],"conservative,":[105],"yet":[106],"provably":[107],"correct":[108],"be":[111],"generated.":[112],"We":[113,144],"perform":[114],"static":[116],"analysis":[117,132],"code":[120],"determine":[122],"banks":[125],"are":[126],"shared":[127],"by":[128],"threads.":[130],"This":[131],"enables":[133],"us":[134],"optimize":[136],"efficiency":[139],"generated":[142],"circuit.":[143],"apply":[145],"our":[146],"approach":[147],"LegUp":[150],"tool":[152],"show":[154],"that":[155],"for":[156],"set":[158],"typical":[160],"application":[161],"benchmarks":[162],"can":[164],"achieve":[165],"up":[166],"87%":[168],"area":[169],"savings,":[170],"39%":[172],"execution":[173],"time":[174],"improvement,":[175],"with":[176],"little":[177],"additional":[178],"compilation":[179],"time.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2019-03-02T00:00:00"}