{"id":"https://openalex.org/W2916452982","doi":"https://doi.org/10.1145/3289602.3293894","title":"FASED","display_name":"FASED","publication_year":2019,"publication_date":"2019-02-20","ids":{"openalex":"https://openalex.org/W2916452982","doi":"https://doi.org/10.1145/3289602.3293894","mag":"2916452982"},"language":"en","primary_location":{"id":"doi:10.1145/3289602.3293894","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289602.3293894","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289602.3293894","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3289602.3293894","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059660054","display_name":"David Biancolin","orcid":"https://orcid.org/0000-0001-6371-9053"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Biancolin","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017667683","display_name":"Sagar Karandikar","orcid":"https://orcid.org/0000-0003-3145-776X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sagar Karandikar","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100736027","display_name":"Donggyu Kim","orcid":"https://orcid.org/0000-0001-8822-1526"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donggyu Kim","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110536227","display_name":"Jack Koenig","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jack Koenig","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032995066","display_name":"Andrew Waterman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew Waterman","raw_affiliation_strings":["SiFive Inc., San Mateo, CA, USA"],"affiliations":[{"raw_affiliation_string":"SiFive Inc., San Mateo, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088484890","display_name":"Jonathan Bachrach","orcid":"https://orcid.org/0000-0002-0533-2712"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Bachrach","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovic","raw_affiliation_strings":["University of California, Berkeley & SiFive Inc., Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley & SiFive Inc., Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5059660054"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":3.6115,"has_fulltext":true,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93229846,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"330","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7868775129318237},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.723588228225708},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6723606586456299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5961831212043762},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5121183395385742},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4532540440559387},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.45242393016815186},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4452051520347595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4176722466945648},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.41380560398101807},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3469160795211792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.283884733915329},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20851349830627441},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1865774393081665}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7868775129318237},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.723588228225708},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6723606586456299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5961831212043762},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5121183395385742},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4532540440559387},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.45242393016815186},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4452051520347595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4176722466945648},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.41380560398101807},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3469160795211792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.283884733915329},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20851349830627441},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1865774393081665},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289602.3293894","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289602.3293894","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289602.3293894","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3289602.3293894","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289602.3293894","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289602.3293894","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4099999964237213}],"awards":[{"id":"https://openalex.org/G175367197","display_name":null,"funder_award_id":"HR0011-12-2-0016","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320310598","display_name":"Amazon Web Services","ror":"https://ror.org/04mv4n011"},{"id":"https://openalex.org/F4320317879","display_name":"SK Hynix","ror":null},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2916452982.pdf","grobid_xml":"https://content.openalex.org/works/W2916452982.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W1970900297","https://openalex.org/W1983394510","https://openalex.org/W2001370577","https://openalex.org/W2034861439","https://openalex.org/W2057962492","https://openalex.org/W2060736133","https://openalex.org/W2066339098","https://openalex.org/W2091158003","https://openalex.org/W2099129242","https://openalex.org/W2115172404","https://openalex.org/W2127298482","https://openalex.org/W2134470641","https://openalex.org/W2137385009","https://openalex.org/W2161115325","https://openalex.org/W2162639668","https://openalex.org/W2517156085","https://openalex.org/W2581497875","https://openalex.org/W2771610171","https://openalex.org/W2884267664","https://openalex.org/W3137094666","https://openalex.org/W4240573491"],"related_works":["https://openalex.org/W2051058708","https://openalex.org/W1494268238","https://openalex.org/W154868527","https://openalex.org/W1983207144","https://openalex.org/W2490706771","https://openalex.org/W3120961607","https://openalex.org/W2480116122","https://openalex.org/W2114044010","https://openalex.org/W3217417506","https://openalex.org/W2131569389"],"abstract_inverted_index":{"Recent":[0],"work":[1],"in":[2],"FPGA-accelerated":[3],"simulation":[4,55],"of":[5,11,28,64,83,86,106],"ASICs":[6],"has":[7],"shown":[8],"that":[9,126,137],"much":[10],"a":[12,61,92,96,124],"simulator":[13,115],"can":[14,100],"be":[15],"automatically":[16,127],"generated":[17],"from":[18],"ASIC":[19,37],"RTL.":[20,116],"Alas,":[21],"these":[22,40],"works":[23],"rely":[24],"on":[25,145],"simple":[26],"models":[27],"the":[29,84,87,103,114],"outer":[30],"cache":[31],"hierarchy":[32],"and":[33,49,69],"DRAM,":[34],"as":[35],"mapping":[36],"RTL":[38,129],"for":[39,130],"components":[41],"into":[42,123,134],"an":[43],"FPGA":[44,54],"fabric":[45],"is":[46],"too":[47],"complex":[48],"resource":[50],"intensive.":[51],"To":[52],"improve":[53],"model":[56,101],"accuracy,":[57],"we":[58],"present":[59],"FASED,":[60],"parameterized":[62],"generator":[63],"composable,":[65],"high-fidelity,":[66],"FPGA-hosted":[67],"last-level-cache":[68],"DRAM":[70],"models.":[71],"FASED":[72,98,119],"instances":[73],"are":[74],"highly":[75],"performant,":[76],"yet":[77],"they":[78],"maintain":[79],"timing":[80],"faithfulness":[81],"independently":[82],"behavior":[85],"host-FPGA":[88],"memory":[89,110],"system.":[90],"For":[91],"given":[93],"scheduling":[94],"policy,":[95],"single":[97],"instance":[99],"nearly":[102],"entire":[104],"space":[105],"realizable":[107],"single-channel":[108],"DDR3":[109],"organizations,":[111],"without":[112],"resynthesizing":[113],"We":[117],"demonstrate":[118],"by":[120],"integrating":[121],"it":[122],"flow":[125],"transforms":[128],"multicore":[131],"RISC-V":[132],"processors":[133],"full-system":[135],"simulators":[136],"execute":[138],"at":[139],"up":[140],"to":[141],"150":[142],"target":[143],"MHz":[144],"cloud-hosted":[146],"FPGAs.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-03-02T00:00:00"}