{"id":"https://openalex.org/W2912887622","doi":"https://doi.org/10.1145/3289186","title":"Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays","display_name":"Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays","publication_year":2018,"publication_date":"2018-12-31","ids":{"openalex":"https://openalex.org/W2912887622","doi":"https://doi.org/10.1145/3289186","mag":"2912887622"},"language":"en","primary_location":{"id":"doi:10.1145/3289186","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289186","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289186","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3289186","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003143294","display_name":"Naveen Kumar Dumpala","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Kumar Dumpala","raw_affiliation_strings":["University of Massachusetts Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885717","display_name":"Shivukumar B. Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shivukumar B. Patil","raw_affiliation_strings":["University of Massachusetts Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052791292","display_name":"Daniel Holcomb","orcid":"https://orcid.org/0000-0002-2052-9820"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Holcomb","raw_affiliation_strings":["University of Massachusetts Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["University of Massachusetts Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.20050854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"11","issue":"4","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.9075387716293335},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8345887660980225},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.7866157293319702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7800076007843018},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.47313418984413147},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4032416343688965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39683330059051514},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.1335526406764984}],"concepts":[{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.9075387716293335},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8345887660980225},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.7866157293319702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7800076007843018},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.47313418984413147},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4032416343688965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39683330059051514},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.1335526406764984},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3289186","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289186","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289186","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3289186","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3289186","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3289186","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3005570284","display_name":null,"funder_award_id":"CNS-1619558","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6096037397","display_name":null,"funder_award_id":"CNS-1619558","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G7565324773","display_name":"STARSS: Small: SecureDust -- The Physical Limits of Information Security","funder_award_id":"1619558","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2912887622.pdf","grobid_xml":"https://content.openalex.org/works/W2912887622.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W85871516","https://openalex.org/W1774261413","https://openalex.org/W2012135419","https://openalex.org/W2034981803","https://openalex.org/W2039186546","https://openalex.org/W2044829853","https://openalex.org/W2065430789","https://openalex.org/W2087928947","https://openalex.org/W2106401215","https://openalex.org/W2108769807","https://openalex.org/W2128264388","https://openalex.org/W2128701724","https://openalex.org/W2137149639","https://openalex.org/W2146589686","https://openalex.org/W2148701953","https://openalex.org/W2156435621","https://openalex.org/W2169185732","https://openalex.org/W2293855920","https://openalex.org/W2355550369","https://openalex.org/W2436198102","https://openalex.org/W2545302407","https://openalex.org/W2731888263","https://openalex.org/W2740642672","https://openalex.org/W2907734402","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2357202691","https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W2014165129","https://openalex.org/W594316872","https://openalex.org/W2292110992","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1968650434"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"are":[4,141],"used":[5,190],"for":[6,96,116,203,233,239],"a":[7,46,64,88,123,130,167,209,240],"wide":[8],"variety":[9],"of":[10,197,219],"computations":[11],"in":[12,109,191],"low-cost":[13,100,192],"embedded":[14],"systems.":[15],"Although":[16],"these":[17],"systems":[18],"often":[19,78,189],"have":[20,200],"modest":[21],"performance":[22],"constraints,":[23],"their":[24],"energy":[25,114,228],"consumption":[26,115],"must":[27],"typically":[28],"be":[29,39],"limited.":[30],"Many":[31],"FPGA":[32,173,212],"applications":[33],"employ":[34],"repetitive":[35],"loops":[36,95],"that":[37,53,93,128],"cannot":[38],"straightforwardly":[40],"split":[41],"into":[42,166],"parallel":[43],"computations.":[44],"Performing":[45],"loop":[47,66],"sequentially":[48],"generally":[49],"requires":[50],"high-speed":[51,72],"clocks":[52],"consume":[54],"considerable":[55],"clock":[56,61,73],"power":[57,215],"and":[58,135,143,162,176,208,221,237],"sometimes":[59],"require":[60],"generation":[62],"using":[63,148,186,213],"phase-locked":[65],"(PLL).":[67],"Loop":[68],"unrolling":[69,220],"addresses":[70],"the":[71,146,153,198],"issue,":[74],"but":[75],"its":[76],"use":[77,218],"leads":[79],"to":[80,99,112,145,152,170,226],"significant":[81],"combinational":[82],"glitch":[83,121,133,160,222],"power.":[84],"In":[85],"this":[86],"work,":[87],"computer-aided":[89],"design":[90,136,168,246],"(CAD)":[91],"approach":[92,105,125,157,182,199],"unrolls":[94],"designs":[97],"targeted":[98],"FPGAs":[101],"is":[102,126,224],"described.":[103],"Our":[104,156,179],"considers":[106],"latency":[107,247],"constraints":[108],"an":[110,204,234],"effort":[111],"minimize":[113],"loop-based":[117],"computation.":[118],"To":[119],"reduce":[120,227],"power,":[122],"glitch-filtering":[124],"introduced":[127],"provides":[129],"balance":[131],"between":[132],"reduction":[134],"performance.":[137],"Glitch-filter":[138],"enable":[139],"signals":[140],"generated":[142],"routed":[144],"filters":[147,161],"resources":[149],"best":[150],"suited":[151],"target":[154],"FPGA.":[155],"automatically":[158],"inserts":[159],"associated":[163],"control":[164],"logic":[165],"prior":[169],"processing":[171],"with":[172],"synthesis,":[174],"place,":[175],"route":[177],"tools.":[178],"energy-saving":[180,195],"loop-unrolling":[181],"has":[183],"been":[184,201],"evaluated":[185,202],"five":[187],"benchmarks":[188],"FPGAs.":[193],"The":[194,217],"capabilities":[196],"Intel":[205],"Cyclone":[206,241],"IV":[207,242],"Xilinx":[210],"Artix-7":[211,235],"board-level":[214],"measurement.":[216],"filtering":[223],"shown":[225],"by":[229],"at":[230],"least":[231],"65%":[232],"device":[236,243],"50%":[238],"while":[244],"meeting":[245],"constraints.":[248]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}