{"id":"https://openalex.org/W2911040592","doi":"https://doi.org/10.1145/3287624.3287675","title":"A shape-driven spreading algorithm using linear programming for global placement","display_name":"A shape-driven spreading algorithm using linear programming for global placement","publication_year":2019,"publication_date":"2019-01-18","ids":{"openalex":"https://openalex.org/W2911040592","doi":"https://doi.org/10.1145/3287624.3287675","mag":"2911040592"},"language":"en","primary_location":{"id":"doi:10.1145/3287624.3287675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015818630","display_name":"Shounak Dhar","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shounak Dhar","raw_affiliation_strings":["University of Texas at Austin"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049203311","display_name":"Love Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Love Singhal","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044099321","display_name":"Mahesh A. Iyer","orcid":"https://orcid.org/0000-0002-1045-0019"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["University of Texas at Austin"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015818630"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42682964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"563","last_page":"568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.6357097625732422},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6194692254066467},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6052345633506775},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5970534682273865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5722830295562744},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.556759238243103},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5314653515815735},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4711248576641083},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4424266517162323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36278510093688965},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3120712339878082},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.18026036024093628},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14416542649269104}],"concepts":[{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.6357097625732422},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6194692254066467},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6052345633506775},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5970534682273865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5722830295562744},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.556759238243103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5314653515815735},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4711248576641083},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4424266517162323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36278510093688965},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3120712339878082},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.18026036024093628},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14416542649269104},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3287624.3287675","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2000719225","https://openalex.org/W2014070364","https://openalex.org/W2019637633","https://openalex.org/W2031674503","https://openalex.org/W2085001969","https://openalex.org/W2108873814","https://openalex.org/W2120129706","https://openalex.org/W2155853824","https://openalex.org/W2167190617","https://openalex.org/W2738078952","https://openalex.org/W2800418272"],"related_works":["https://openalex.org/W1571681534","https://openalex.org/W2042759115","https://openalex.org/W1980984060","https://openalex.org/W113636695","https://openalex.org/W2153380648","https://openalex.org/W1964677779","https://openalex.org/W2547355295","https://openalex.org/W2159053194","https://openalex.org/W2135858590","https://openalex.org/W1981014744"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,27],"consider":[4],"the":[5,9,51,58,70,83,129,133],"problem":[6],"of":[7,14,39,50],"finding":[8],"global":[10,107,168],"shape":[11,60,64,85],"for":[12,37,57,170],"placement":[13],"cells":[15,134],"in":[16,21,104,164],"a":[17,47,63,75,88,126,137,158,165],"chip":[18],"that":[19,30,44,91,100,145],"results":[20,143],"minimum":[22],"wirelength.":[23],"Under":[24],"certain":[25],"assumptions,":[26],"theoretically":[28],"prove":[29],"some":[31,55],"shapes":[32],"are":[33,101],"better":[34,93],"than":[35,94],"others":[36],"purposes":[38],"minimizing":[40],"wirelength,":[41,151],"while":[42],"ensuring":[43],"overlap-removal":[45],"is":[46,66,92],"key":[48],"constraint":[49],"placer.":[52],"We":[53,72],"derive":[54,87],"conditions":[56],"optimal":[59],"and":[61,86,120,154],"obtain":[62],"which":[65],"numerically":[67],"close":[68],"to":[69,81,125,157],"optimum.":[71],"also":[73,113],"propose":[74],"linear-programming-based":[76],"spreading":[77,122,148,161],"algorithm":[78,123,149,162],"with":[79],"parameters":[80],"tune":[82],"resultant":[84],"cost":[89,111],"function":[90,112],"total":[95],"or":[96],"maximum":[97],"displacement":[98],"objectives,":[99],"traditionally":[102],"used":[103,163],"many":[105],"numerical":[106,138],"placers.":[108],"Our":[109,141],"new":[110],"does":[114],"not":[115],"require":[116],"explicit":[117],"wirelength":[118],"computation,":[119],"our":[121,146],"preserves":[124],"large":[127],"extent,":[128],"relative":[130],"order":[131],"among":[132],"placed":[135],"after":[136],"placer":[139,169],"iteration.":[140],"experimental":[142],"demonstrate":[144],"shape-driven":[147],"improves":[150],"routing":[152],"congestion":[153],"runtime":[155],"compared":[156],"bi-partitioning":[159],"based":[160],"state-of-the-art":[166],"academic":[167],"FPGAs.":[171]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}