{"id":"https://openalex.org/W2911015264","doi":"https://doi.org/10.1145/3287624.3287672","title":"A staircase structure for scalable and efficient synthesis of memristor-aided logic","display_name":"A staircase structure for scalable and efficient synthesis of memristor-aided logic","publication_year":2019,"publication_date":"2019-01-18","ids":{"openalex":"https://openalex.org/W2911015264","doi":"https://doi.org/10.1145/3287624.3287672","mag":"2911015264"},"language":"en","primary_location":{"id":"doi:10.1145/3287624.3287672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028318216","display_name":"Alwin Zulehner","orcid":"https://orcid.org/0000-0003-2258-4118"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Alwin Zulehner","raw_affiliation_strings":["Johannes Kepler University Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088951659","display_name":"Kamalika Datta","orcid":"https://orcid.org/0000-0003-1191-998X"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamalika Datta","raw_affiliation_strings":["National Institute of Technology Meghalaya, India"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology Meghalaya, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103023953","display_name":"Indranil Sengupta","orcid":"https://orcid.org/0000-0002-5438-6653"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indranil Sengupta","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Johannes Kepler University Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028318216"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":1.0731,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.77083342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8912683725357056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7150236368179321},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.626145601272583},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5163699388504028},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.508484959602356},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.4944138526916504},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.49190664291381836},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.48625648021698},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43589192628860474},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34941762685775757},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.25386857986450195},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2136715054512024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18215954303741455},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17080199718475342},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15802261233329773}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8912683725357056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7150236368179321},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.626145601272583},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5163699388504028},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.508484959602356},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.4944138526916504},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.49190664291381836},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.48625648021698},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43589192628860474},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34941762685775757},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.25386857986450195},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2136715054512024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18215954303741455},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17080199718475342},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15802261233329773},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3287624.3287672","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1578783943","https://openalex.org/W2060598156","https://openalex.org/W2066280488","https://openalex.org/W2067472652","https://openalex.org/W2081729575","https://openalex.org/W2100465945","https://openalex.org/W2112181056","https://openalex.org/W2126693329","https://openalex.org/W2140132043","https://openalex.org/W2162651880","https://openalex.org/W2407339173","https://openalex.org/W2510983628","https://openalex.org/W2546945562","https://openalex.org/W2765894485","https://openalex.org/W2772943299","https://openalex.org/W6671249417"],"related_works":["https://openalex.org/W2401917269","https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W4385367273","https://openalex.org/W2780290013","https://openalex.org/W2797315502","https://openalex.org/W1543954628","https://openalex.org/W2163054919","https://openalex.org/W3216217287"],"abstract_inverted_index":{"The":[0],"identification":[1],"of":[2,80,104,172],"the":[3,15,54,66,110,166,170,179,185],"memristor":[4],"as":[5],"fourth":[6],"fundamental":[7],"circuit":[8],"element":[9],"and,":[10],"eventually,":[11],"its":[12],"fabrication":[13],"in":[14],"HP":[16],"labs":[17],"provide":[18],"new":[19],"capabilities":[20],"for":[21,30,123],"in-memory":[22],"computing.":[23],"While":[24],"there":[25],"already":[26],"exist":[27],"sophisticated":[28],"methods":[29,122],"realizing":[31],"logic":[32,125],"gates":[33],"with":[34],"memristors,":[35,84],"mapping":[36],"them":[37],"to":[38,62,70,178,190],"crossbar":[39],"structures":[40],"(which":[41],"can":[42],"easily":[43],"be":[44,63,71],"fabricated)":[45],"still":[46],"constitutes":[47],"a":[48,77,86,133,149],"challenging":[49],"task.":[50],"This":[51],"is":[52,91,152],"particularly":[53],"case":[55],"since":[56],"several":[57],"(complementary)":[58],"design":[59,67,121,136,142,193],"objectives":[60,106,143,194],"have":[61],"satisfied,":[64],"e.g.":[65],"method":[68],"has":[69],"scalable,":[72],"should":[73,88],"yield":[74],"designs":[75],"requiring":[76],"low":[78],"number":[79,171],"timesteps":[81,173],"and":[82,85,107,160,174],"utilized":[83,153,175],"layout":[87,159],"result":[89],"that":[90,184],"hardly":[92,108],"skewed.":[93],"However,":[94],"all":[95,140,192],"solutions":[96,116],"proposed":[97,186],"thus":[98,126],"far":[99],"only":[100],"focus":[101],"on":[102],"one":[103],"these":[105,141],"address":[109],"other":[111],"ones.":[112],"Consequently,":[113],"rather":[114],"imperfect":[115],"are":[117],"generated":[118],"by":[119],"state-of-the-art":[120],"memristor-aided":[124],"far.":[127],"In":[128],"this":[129,147],"work,":[130],"we":[131],"propose":[132],"corresponding":[134],"automatic":[135],"solution":[137],"which":[138,154],"addresses":[139],"at":[144,165,195],"once.":[145,196],"To":[146],"end,":[148],"staircase":[150],"structure":[151],"employs":[155],"an":[156],"almost":[157],"square-like":[158],"remains":[161],"perfectly":[162],"scalable":[163],"while,":[164],"same":[167],"time,":[168],"keeps":[169],"memristors":[176],"close":[177],"minimum.":[180],"Experimental":[181],"evaluations":[182],"confirm":[183],"approach":[187],"indeed":[188],"allows":[189],"satisfy":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}