{"id":"https://openalex.org/W2909653131","doi":"https://doi.org/10.1145/3287624.3287669","title":"On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA","display_name":"On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA","publication_year":2019,"publication_date":"2019-01-18","ids":{"openalex":"https://openalex.org/W2909653131","doi":"https://doi.org/10.1145/3287624.3287669","mag":"2909653131"},"language":"en","primary_location":{"id":"doi:10.1145/3287624.3287669","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038577249","display_name":"Dae Woo Kim","orcid":"https://orcid.org/0000-0001-6533-8086"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Daewoo Kim","raw_affiliation_strings":["UNIST, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"UNIST, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030318115","display_name":"Sugil Lee","orcid":"https://orcid.org/0000-0003-3092-6501"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sugil Lee","raw_affiliation_strings":["UNIST, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"UNIST, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100780257","display_name":"Jongeun Lee","orcid":"https://orcid.org/0000-0003-1523-2974"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongeun Lee","raw_affiliation_strings":["UNIST, Ulsan, Korea"],"affiliations":[{"raw_affiliation_string":"UNIST, Ulsan, Korea","institution_ids":["https://openalex.org/I48566637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038577249"],"corresponding_institution_ids":["https://openalex.org/I48566637"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01020148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8459829688072205},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6098216772079468},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5832321047782898},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5619314312934875},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.47946345806121826},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4739893972873688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4705546200275421},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.46315282583236694},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4126230776309967},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39553338289260864},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3681119680404663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35103487968444824},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3000805377960205},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1422194242477417}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8459829688072205},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6098216772079468},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5832321047782898},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5619314312934875},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.47946345806121826},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4739893972873688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4705546200275421},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.46315282583236694},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4126230776309967},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39553338289260864},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3681119680404663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35103487968444824},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3000805377960205},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1422194242477417}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3287624.3287669","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3287624.3287669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/35137","is_oa":false,"landing_page_url":"https://dl.acm.org/citation.cfm?doid=3287624.3287669","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"CONFERENCE"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3463320963","display_name":null,"funder_award_id":"1.170067.01","funder_id":"https://openalex.org/F4320321348","funder_display_name":"Ulsan National Institute of Science and Technology"},{"id":"https://openalex.org/G7231909282","display_name":null,"funder_award_id":"NRF-2017R1D1A1B03033591","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G8968610367","display_name":null,"funder_award_id":"2E27330-17-P026","funder_id":"https://openalex.org/F4320335201","funder_display_name":"KAIST Institute for IT Convergence"}],"funders":[{"id":"https://openalex.org/F4320321348","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"},{"id":"https://openalex.org/F4320335201","display_name":"KAIST Institute for IT Convergence","ror":"https://ror.org/05apxxy63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2030934436","https://openalex.org/W2041183895","https://openalex.org/W2054069797","https://openalex.org/W2138209363","https://openalex.org/W2368124317","https://openalex.org/W2398354748","https://openalex.org/W2612090114","https://openalex.org/W2626616508","https://openalex.org/W2795961274","https://openalex.org/W4253509622"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W2143690511","https://openalex.org/W1575240748","https://openalex.org/W1970751325","https://openalex.org/W3025845664","https://openalex.org/W2993507867","https://openalex.org/W2036525499","https://openalex.org/W2012416568","https://openalex.org/W2135236335","https://openalex.org/W1591576069"],"abstract_inverted_index":{"It":[0],"is":[1],"very":[2,42],"challenging":[3],"to":[4,68,102,108],"design":[5,146],"an":[6],"on-chip":[7,21,71,141],"memory":[8,22,37,101,129],"architecture":[9,23],"for":[10,88,148],"high-performance":[11],"kernels":[12],"with":[13],"large":[14],"amount":[15],"of":[16,60],"computation":[17,32,104,151],"and":[18,34,51,83,137],"data.":[19],"The":[20],"must":[24],"support":[25],"efficient":[26],"data":[27,47,96],"access":[28],"from":[29,78,98],"both":[30],"the":[31,35,79,89,94,99,103,134],"part":[33,105],"external":[36,100],"part,":[38],"which":[39],"often":[40],"have":[41],"different":[43],"expectations":[44],"about":[45],"how":[46,67],"should":[48],"be":[49],"accessed":[50],"stored.":[52],"Previous":[53],"work":[54],"provides":[55],"only":[56],"a":[57],"limited":[58],"set":[59],"optimizations.":[61],"In":[62],"this":[63],"paper":[64],"we":[65],"show":[66],"fundamentally":[69],"restructure":[70],"buffers,":[72],"by":[73],"decoupling":[74],"logical":[75],"array":[76],"view":[77],"physical":[80],"buffer":[81,142],"view,":[82],"providing":[84],"general":[85],"mapping":[86],"schemes":[87],"two.":[90],"Our":[91,116],"framework":[92],"considers":[93],"entire":[95],"flow":[97],"in":[106],"order":[107],"minimize":[109],"resource":[110],"usage":[111,130],"without":[112,144],"creating":[113],"performance":[114],"bottleneck.":[115],"experimental":[117],"results":[118],"demonstrate":[119],"that":[120,127],"our":[121],"proposed":[122],"technique":[123],"can":[124],"generate":[125,139],"solutions":[126],"reduce":[128],"significantly":[131],"(2X":[132],"over":[133],"conventional":[135],"method),":[136],"successfully":[138],"optimized":[140,150],"architectures":[143],"costly":[145],"iterations":[147],"highly":[149],"kernels.":[152]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}