{"id":"https://openalex.org/W2901251593","doi":"https://doi.org/10.1145/3243930","title":"Automated Synthesis of Streaming Transfer Level Hardware Designs","display_name":"Automated Synthesis of Streaming Transfer Level Hardware Designs","publication_year":2018,"publication_date":"2018-06-30","ids":{"openalex":"https://openalex.org/W2901251593","doi":"https://doi.org/10.1145/3243930","mag":"2901251593"},"language":"en","primary_location":{"id":"doi:10.1145/3243930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3243930","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010288304","display_name":"Marc-Andr\u00e9 Daigneault","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Marc-Andre Daigneault","raw_affiliation_strings":["Ecole Polytechnique de Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique de Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067086966","display_name":"Jean\u2010Pierre David","orcid":"https://orcid.org/0000-0002-7707-0483"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean Pierre David","raw_affiliation_strings":["Ecole Polytechnique de Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique de Montreal, QC, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010288304"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.2632,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54631028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"11","issue":"2","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8630634546279907},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8053554892539978},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7460647821426392},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6959288120269775},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.593843936920166},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48485931754112244},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4500451982021332},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41361477971076965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3667733371257782},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35996705293655396},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22693756222724915},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21628332138061523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1582622230052948}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8630634546279907},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8053554892539978},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7460647821426392},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6959288120269775},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.593843936920166},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48485931754112244},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4500451982021332},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41361477971076965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3667733371257782},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35996705293655396},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22693756222724915},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21628332138061523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1582622230052948}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3243930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3243930","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:42002","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/42002/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W196991832","https://openalex.org/W1495106406","https://openalex.org/W1598860646","https://openalex.org/W1680850720","https://openalex.org/W1884563702","https://openalex.org/W1970032753","https://openalex.org/W1984866458","https://openalex.org/W1988042515","https://openalex.org/W2016423739","https://openalex.org/W2021498632","https://openalex.org/W2034776000","https://openalex.org/W2051412506","https://openalex.org/W2053382486","https://openalex.org/W2058327488","https://openalex.org/W2078370654","https://openalex.org/W2094325660","https://openalex.org/W2095993144","https://openalex.org/W2097013438","https://openalex.org/W2104869032","https://openalex.org/W2112697022","https://openalex.org/W2131946149","https://openalex.org/W2142664109","https://openalex.org/W2156102726","https://openalex.org/W2166894669","https://openalex.org/W2171318521","https://openalex.org/W2337362532","https://openalex.org/W2343695530","https://openalex.org/W3144422018","https://openalex.org/W4233957581","https://openalex.org/W6664964659"],"related_works":["https://openalex.org/W2531450434","https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W2197466303","https://openalex.org/W4399486446","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365","https://openalex.org/W4318224782"],"abstract_inverted_index":{"As":[0],"modern":[1],"field-programmable":[2],"gate":[3],"arrays":[4],"(FPGA)":[5],"enable":[6],"high":[7],"computing":[8],"performance":[9],"and":[10,21,89,97],"efficiency,":[11],"their":[12,27],"programming":[13],"with":[14],"low-level":[15],"hardware":[16,57],"description":[17,79,156],"languages":[18],"is":[19],"time-consuming":[20],"remains":[22],"a":[23,114],"major":[24],"obstacle":[25],"to":[26,34,55,61,101,117,137,166],"adoption.":[28],"High-level":[29],"synthesis":[30,70,132],"compilers":[31],"are":[32,51,164],"able":[33,54],"produce":[35],"register-transfer-level":[36],"(RTL)":[37],"designs":[38,58],"from":[39,71],"C/C++":[40],"algorithmic":[41,81],"descriptions,":[42],"but":[43],"despite":[44],"allowing":[45],"significant":[46],"design-time":[47],"improvements,":[48],"these":[49],"tools":[50],"not":[52],"always":[53],"generate":[56],"that":[59,76,163],"compare":[60],"handmade":[62],"RTL":[63,171],"designs.":[64,111],"In":[65],"this":[66],"article,":[67],"we":[68],"consider":[69],"an":[72,170],"intermediate-level":[73],"(IL)":[74],"language":[75],"allows":[77],"the":[78,92,119,138,149,155],"of":[80,94,121,140,157],"state":[82],"machines":[83],"handling":[84],"connections":[85],"between":[86],"streaming":[87,95],"sources":[88,96],"sinks.":[90],"However,":[91],"interconnection":[93],"sinks":[98],"can":[99,153],"lead":[100],"cyclic":[102,123],"combinational":[103,127],"relations,":[104],"resulting":[105],"in":[106],"undesirable":[107],"behaviors":[108],"or":[109],"un-synthesizable":[110],"We":[112],"propose":[113],"functional-level":[115],"methodology":[116,133,152],"automate":[118],"resolution":[120],"such":[122],"relations":[124],"into":[125],"acyclic":[126],"functions.":[128],"The":[129,144],"proposed":[130,150],"IL":[131,151],"has":[134],"been":[135],"applied":[136],"design":[139,172],"pipelined":[141,158],"floating-point":[142],"cores.":[143],"results":[145],"obtained":[146],"show":[147],"how":[148],"simplify":[154],"architectures":[159],"while":[160],"enabling":[161],"performances":[162],"close":[165],"those":[167],"achievable":[168],"through":[169],"methodology.":[173]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}