{"id":"https://openalex.org/W2896096668","doi":"https://doi.org/10.1145/3243176.3243203","title":"Compiler assisted coalescing","display_name":"Compiler assisted coalescing","publication_year":2018,"publication_date":"2018-10-10","ids":{"openalex":"https://openalex.org/W2896096668","doi":"https://doi.org/10.1145/3243176.3243203","mag":"2896096668"},"language":"en","primary_location":{"id":"doi:10.1145/3243176.3243203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3243176.3243203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024878606","display_name":"Sooraj Puthoor","orcid":"https://orcid.org/0000-0003-0285-5742"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sooraj Puthoor","raw_affiliation_strings":["University of Wisconsin-Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052869119","display_name":"Mikko H. Lipasti","orcid":"https://orcid.org/0000-0002-8535-9244"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikko H. Lipasti","raw_affiliation_strings":["University of Wisconsin-Madison"],"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024878606"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62637497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.9555404782295227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8268542289733887},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6611699461936951},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.5574820637702942},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5434636473655701},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.530324399471283},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5056843757629395},{"id":"https://openalex.org/keywords/address-space","display_name":"Address space","score":0.48868873715400696},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3925333023071289},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.3818323314189911},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3292767405509949},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3157102167606354},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.06883686780929565}],"concepts":[{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.9555404782295227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8268542289733887},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6611699461936951},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.5574820637702942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5434636473655701},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.530324399471283},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5056843757629395},{"id":"https://openalex.org/C144240696","wikidata":"https://www.wikidata.org/wiki/Q367204","display_name":"Address space","level":2,"score":0.48868873715400696},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3925333023071289},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3818323314189911},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3292767405509949},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3157102167606354},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.06883686780929565}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3243176.3243203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3243176.3243203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1598202309","https://openalex.org/W1964082846","https://openalex.org/W1979527452","https://openalex.org/W1983235612","https://openalex.org/W1991518265","https://openalex.org/W2021211271","https://openalex.org/W2034761517","https://openalex.org/W2043083835","https://openalex.org/W2047060659","https://openalex.org/W2053776346","https://openalex.org/W2062430565","https://openalex.org/W2062527253","https://openalex.org/W2065562952","https://openalex.org/W2074559757","https://openalex.org/W2080592089","https://openalex.org/W2093043622","https://openalex.org/W2100926301","https://openalex.org/W2103742924","https://openalex.org/W2147657366","https://openalex.org/W2153185479","https://openalex.org/W2166918318","https://openalex.org/W2169753042","https://openalex.org/W2170382128","https://openalex.org/W2289175783","https://openalex.org/W2318490588","https://openalex.org/W2339666327","https://openalex.org/W2416722775","https://openalex.org/W2464859674","https://openalex.org/W2509091023","https://openalex.org/W2583110315","https://openalex.org/W2613066110","https://openalex.org/W2613639279","https://openalex.org/W4232955467","https://openalex.org/W4245223843","https://openalex.org/W4246763330","https://openalex.org/W4253114834","https://openalex.org/W4285641824","https://openalex.org/W4288534138","https://openalex.org/W4302620425"],"related_works":["https://openalex.org/W3015096516","https://openalex.org/W2381395788","https://openalex.org/W3196094483","https://openalex.org/W2355566153","https://openalex.org/W4243164802","https://openalex.org/W3177916483","https://openalex.org/W4318969896","https://openalex.org/W2138847","https://openalex.org/W4238135788","https://openalex.org/W2238595726"],"abstract_inverted_index":{"Tightly":[0],"integrated":[1],"CPU-GPU":[2],"systems":[3],"that":[4,65],"share":[5],"the":[6,14,40,43,58,70,81,105],"same":[7,71],"virtual":[8],"address":[9,36,62],"space":[10],"have":[11,56],"significantly":[12,77],"improved":[13],"programmability":[15],"of":[16,60,104,107],"GPUs":[17],"in":[18,88],"recent":[19],"years.":[20],"However,":[21,83],"to":[22,32,69],"achieve":[23],"this,":[24],"every":[25],"memory":[26],"access":[27],"from":[28],"a":[29,51,74,96],"GPU":[30],"has":[31],"go":[33],"through":[34],"an":[35,61],"translation":[37],"unit":[38,64,100],"like":[39],"TLB":[41],"and":[42,94],"huge":[44],"demand":[45],"on":[46,80],"these":[47],"TLBs":[48],"can":[49],"become":[50],"significant":[52],"overhead.":[53],"Previous":[54],"proposals":[55],"suggested":[57],"use":[59],"coalescing":[63,86,99],"coalesces":[66],"multiple":[67],"accesses":[68],"page":[72],"into":[73],"single":[75],"access,":[76],"reducing":[78],"pressure":[79],"TLB.":[82],"building":[84],"perfect":[85],"logic":[87],"real":[89],"hardware":[90,98],"is":[91],"not":[92],"feasible":[93],"employing":[95],"simpler":[97],"takes":[101],"away":[102],"many":[103],"benefits":[106],"coalescing.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}