{"id":"https://openalex.org/W2894759027","doi":"https://doi.org/10.1145/3241793.3241798","title":"High-productivity Programming and Optimization Framework for Stream Processing on FPGA","display_name":"High-productivity Programming and Optimization Framework for Stream Processing on FPGA","publication_year":2018,"publication_date":"2018-06-20","ids":{"openalex":"https://openalex.org/W2894759027","doi":"https://doi.org/10.1145/3241793.3241798","mag":"2894759027"},"language":"en","primary_location":{"id":"doi:10.1145/3241793.3241798","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3241793.3241798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059125493","display_name":"Jinpil Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Jinpil Lee","raw_affiliation_strings":["RIKEN AICS, Hyogo, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"RIKEN AICS, Hyogo, Kobe, Japan","institution_ids":["https://openalex.org/I4210129730"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103033249","display_name":"Tomohiro Ueno","orcid":"https://orcid.org/0000-0002-0228-0566"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Ueno","raw_affiliation_strings":["RIKEN AICS, Hyogo, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"RIKEN AICS, Hyogo, Kobe, Japan","institution_ids":["https://openalex.org/I4210129730"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040254066","display_name":"Mitsuhisa Sato","orcid":"https://orcid.org/0000-0003-0543-7116"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mitsuhisa Sato","raw_affiliation_strings":["RIKEN AICS, Hyogo, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"RIKEN AICS, Hyogo, Kobe, Japan","institution_ids":["https://openalex.org/I4210129730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081752237","display_name":"Kentaro Sano","orcid":"https://orcid.org/0000-0002-6681-4192"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kentaro Sano","raw_affiliation_strings":["RIKEN AICS, Hyogo, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"RIKEN AICS, Hyogo, Kobe, Japan","institution_ids":["https://openalex.org/I4210129730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059125493"],"corresponding_institution_ids":["https://openalex.org/I4210129730"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51307749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8242703676223755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563466429710388},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6307241916656494},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6179209351539612},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5649668574333191},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.5399525165557861},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5340422987937927},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4780367314815521},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44527581334114075},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4211788773536682},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32037657499313354},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.11810290813446045},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0970868468284607}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8242703676223755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563466429710388},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6307241916656494},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6179209351539612},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5649668574333191},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.5399525165557861},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5340422987937927},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4780367314815521},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44527581334114075},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4211788773536682},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32037657499313354},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.11810290813446045},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0970868468284607}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3241793.3241798","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3241793.3241798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2077143534","https://openalex.org/W2102976251","https://openalex.org/W2472500612","https://openalex.org/W7057032701"],"related_works":["https://openalex.org/W3105129168","https://openalex.org/W2293118914","https://openalex.org/W1989140795","https://openalex.org/W1981433684","https://openalex.org/W2113327063","https://openalex.org/W2077180914","https://openalex.org/W2175563412","https://openalex.org/W2403307847","https://openalex.org/W2521218765","https://openalex.org/W3172353879"],"abstract_inverted_index":{"Because":[0],"of":[1,12,30,48,130,167,174],"the":[2,27,49,67,106,120,150,154,165,175,181],"recent":[3],"slowdown":[4],"in":[5,20,32,134,161],"silicon":[6],"technology":[7],"and":[8,72,119],"increasing":[9],"power":[10,37],"consumption":[11],"hardware,":[13,55],"several":[14],"dedicated":[15,54],"architectures":[16],"have":[17],"been":[18],"proposed":[19],"High":[21,100],"Performance":[22],"Computing":[23],"(HPC)":[24],"to":[25,52,62,66,89,116,137,163,185],"exploit":[26],"limited":[28,133],"number":[29],"transistors":[31],"a":[33,83,98,207],"chip":[34],"with":[35],"low":[36],"consumption.":[38],"Although":[39],"Field-Programmable":[40],"Gate":[41],"Array":[42],"(FPGA)":[43],"is":[44,57,132,159,202],"considered":[45],"as":[46,105],"one":[47],"promising":[50],"technologies":[51],"realize":[53],"it":[56,123,142],"difficult":[58],"for":[59,76],"non-domain":[60],"experts":[61],"program":[63,111],"FPGAs":[64,112,148],"due":[65,136],"gap":[68],"between":[69],"thier":[70],"applications":[71],"hardware-level":[73],"programming":[74,86,151],"models":[75],"FPGAs.":[77],"In":[78],"this":[79],"paper,":[80],"we":[81],"propose":[82],"C/C++":[84],"based":[85],"framework,":[87],"C2SPD,":[88],"describe":[90],"stream":[91,199,209],"processing":[92],"on":[93,147],"FPGA.":[94],"It":[95],"uses":[96],"SPGen,":[97],"dataflow":[99],"Level":[101],"Synthesis":[102],"(HSL)":[103],"tool,":[104],"FPGA":[107,187,191],"backend.":[108],"C2SPD":[109,135,162,169,176],"can":[110,143],"by":[113,196],"adding":[114],"directives":[115,177],"serial":[117,182],"code,":[118],"compiler":[121,170],"translates":[122],"into":[124,180],"optimized":[125],"SPGen":[126],"code.":[127],"The":[128,189],"range":[129],"application":[131],"its":[138],"domain-specific":[139],"approach.":[140],"However":[141],"generate":[144,186],"efficient":[145],"hardware":[146,192],"when":[149],"model":[152],"matches":[153],"target":[155],"application.":[156],"2D-stencil":[157],"computation":[158],"written":[160],"evaluate":[164],"performance":[166],"our":[168],"implementation.":[171],"2":[172],"lines":[173],"are":[178],"added":[179],"C":[183],"code":[184],"hardware.":[188],"Optimized":[190],"achieves":[193],"175.41":[194],"GFLOPS":[195],"using":[197],"256":[198],"cores,":[200],"which":[201],"220":[203],"times":[204],"faster":[205],"than":[206],"single":[208],"core.":[210]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}