{"id":"https://openalex.org/W2894812787","doi":"https://doi.org/10.1145/3241793.3241797","title":"A Recurrently Generated Overlay Architecture for Rapid FPGA Application Development","display_name":"A Recurrently Generated Overlay Architecture for Rapid FPGA Application Development","publication_year":2018,"publication_date":"2018-06-20","ids":{"openalex":"https://openalex.org/W2894812787","doi":"https://doi.org/10.1145/3241793.3241797","mag":"2894812787"},"language":"en","primary_location":{"id":"doi:10.1145/3241793.3241797","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3241793.3241797","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3241793.3241797","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3241793.3241797","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102848731","display_name":"David Wilson","orcid":"https://orcid.org/0000-0002-6118-1250"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Wilson","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida, Gainesville, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027192362","display_name":"James Coole","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Coole","raw_affiliation_strings":["Cisco Systems, Research Triangle Park, NC, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Research Triangle Park, NC, USA","institution_ids":["https://openalex.org/I135428043"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102848731"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.5255,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64112624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8529775142669678},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7793111801147461},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7423790097236633},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6389956474304199},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.6062571406364441},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5660548210144043},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5473572611808777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4885317087173462},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42788761854171753},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40146827697753906},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1989593803882599}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8529775142669678},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7793111801147461},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7423790097236633},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6389956474304199},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.6062571406364441},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5660548210144043},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5473572611808777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4885317087173462},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42788761854171753},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40146827697753906},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1989593803882599}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3241793.3241797","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3241793.3241797","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3241793.3241797","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3241793.3241797","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3241793.3241797","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3241793.3241797","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G3672734113","display_name":null,"funder_award_id":"CNS-1149285","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5577093953","display_name":"CAREER: Design Virtualization for Mainstream Programming of Reconfigurable Computers","funder_award_id":"1149285","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2894812787.pdf","grobid_xml":"https://content.openalex.org/works/W2894812787.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W2082061787","https://openalex.org/W2092213324","https://openalex.org/W2105263017","https://openalex.org/W2136097861","https://openalex.org/W2158824786","https://openalex.org/W2411785910","https://openalex.org/W2585582500","https://openalex.org/W2612742478","https://openalex.org/W6604115502"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2121367602","https://openalex.org/W2128640905","https://openalex.org/W2011460173","https://openalex.org/W2021092055"],"abstract_inverted_index":{"Recent":[0],"FPGA":[1,64,125,187],"research":[2,29],"has":[3,30],"increasingly":[4],"focused":[5],"on":[6,44],"overlays---virtual":[7],"coarse-grained":[8],"architectures---to":[9],"address":[10],"widely":[11],"known":[12],"application-design":[13],"productivity":[14,141],"problems":[15],"such":[16],"as":[17,98],"lengthy":[18],"compilation":[19,157],"times":[20,158],"and":[21,101,116,146,209],"a":[22,41,58,80,130],"lack":[23],"of":[24,55,112,123],"portability.":[25],"However,":[26],"existing":[27,171],"overlay":[28,153,179,202],"not":[31],"yet":[32],"been":[33],"adopted":[34],"due":[35],"to":[36,133,142,170],"several":[37],"key":[38],"limitations:":[39],"1)":[40],"general":[42],"focus":[43],"datapath-centric":[45,89],"applications":[46],"with":[47,91,167],"little":[48],"control":[49],"logic,":[50],"and/or":[51],"2)":[52],"manual":[53],"creation":[54],"overlays":[56,71,90,110],"for":[57,72,144,197],"given":[59],"application":[60,99,106],"or":[61],"domain.":[62],"Ideally,":[63],"design":[65,192],"tools":[66],"would":[67],"automatically":[68],"generate":[69,97],"specialized":[70],"any":[73],"application.":[74],"In":[75],"this":[76,84],"paper,":[77],"we":[78,95,176],"present":[79],"first":[81],"step":[82],"towards":[83],"ideal":[85],"goal":[86],"by":[87,200],"integrating":[88],"finite-state-machine":[92],"overlays,":[93],"which":[94,194],"recurrently":[96],"characteristics":[100],"resource":[102],"requirements":[103],"change":[104],"during":[105],"development.":[107],"By":[108],"generating":[109],"capable":[111],"supporting":[113],"arbitrary":[114],"controllers":[115],"datapaths,":[117],"our":[118,151],"approach":[119],"enables":[120],"rapid":[121,206],"development":[122,183,188],"numerous":[124],"applications,":[126],"while":[127],"potentially":[128],"providing":[129],"target":[131],"architecture":[132,154],"enable":[134,156],"high-level":[135],"synthesis":[136],"that":[137,150,159],"is":[138],"comparable":[139,169],"in":[140],"compilers":[143],"microprocessors":[145],"GPUs.":[147],"We":[148],"demonstrate":[149],"proposed":[152],"can":[155],"are":[160],"over":[161],"100,000x":[162],"faster":[163,182],"than":[164,185],"register-transfer-level":[165],"designs,":[166],"overheads":[168],"overlays.":[172],"For":[173],"iterative":[174],"development,":[175],"show":[177],"recurrent":[178],"generation":[180,203],"provides":[181],"cycles":[184],"traditional":[186],"after":[189],"only":[190],"two":[191],"iterations,":[193],"improves":[195],"further":[196],"additional":[198],"iterations":[199],"amortizing":[201],"across":[204],"multiple":[205],"virtual":[207],"compilations":[208],"reconfigurations.":[210]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}