{"id":"https://openalex.org/W2905522727","doi":"https://doi.org/10.1145/3241045","title":"Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug","display_name":"Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug","publication_year":2018,"publication_date":"2018-11-30","ids":{"openalex":"https://openalex.org/W2905522727","doi":"https://doi.org/10.1145/3241045","mag":"2905522727"},"language":"en","primary_location":{"id":"doi:10.1145/3241045","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3241045","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064318448","display_name":"Fatemeh Eslami","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fatemeh Eslami","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.4612,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6470517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":"23","issue":"6","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9148544073104858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.852496862411499},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7783415913581848},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7115554213523865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.684559166431427},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.6454241871833801},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43696340918540955},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4356100559234619},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36105602979660034},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06781896948814392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.066596120595932}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9148544073104858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.852496862411499},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7783415913581848},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7115554213523865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.684559166431427},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.6454241871833801},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43696340918540955},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4356100559234619},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36105602979660034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06781896948814392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.066596120595932},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3241045","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3241045","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1533538517","https://openalex.org/W1966105387","https://openalex.org/W1972387588","https://openalex.org/W1975465680","https://openalex.org/W1976150142","https://openalex.org/W1992336996","https://openalex.org/W2005602803","https://openalex.org/W2009541799","https://openalex.org/W2012262513","https://openalex.org/W2024436253","https://openalex.org/W2035057034","https://openalex.org/W2062513952","https://openalex.org/W2073321629","https://openalex.org/W2089535877","https://openalex.org/W2094806828","https://openalex.org/W2095993144","https://openalex.org/W2098178883","https://openalex.org/W2100580949","https://openalex.org/W2105993342","https://openalex.org/W2106290133","https://openalex.org/W2111945398","https://openalex.org/W2112037954","https://openalex.org/W2113645429","https://openalex.org/W2113717210","https://openalex.org/W2124402195","https://openalex.org/W2141261568","https://openalex.org/W2150022482","https://openalex.org/W2151193658","https://openalex.org/W2168586776","https://openalex.org/W2170116489","https://openalex.org/W2275304190","https://openalex.org/W2284193196","https://openalex.org/W2345908052","https://openalex.org/W2462602312","https://openalex.org/W2463602245","https://openalex.org/W2554510265","https://openalex.org/W2578575989"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2993910401"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Array":[3],"(FPGA)":[4],"technology":[5],"is":[6,31,59,78,124],"rapidly":[7,175],"gaining":[8],"traction":[9],"in":[10,197],"a":[11,56,75,97,104,120,133],"wide":[12],"range":[13],"of":[14,140,202],"applications.":[15],"Nonetheless,":[16],"FPGAs":[17],"still":[18],"require":[19],"long":[20],"design":[21,35],"and":[22,99,108,129,178],"debug":[23,26,90,116,162,207,210],"cycles.":[24],"To":[25],"hardware":[27],"circuits,":[28],"trace-based":[29],"instrumentation":[30],"inserted":[32],"into":[33,44],"the":[34,41,70,151,186,204],"that":[36,111,185],"enables":[37],"capturing":[38],"data":[39,64],"during":[40,69,73,206],"circuit":[42,76,205],"execution":[43],"on-chip":[45,52],"memories":[46,53],"for":[47,126],"later":[48],"offline":[49],"analysis.":[50],"Since":[51],"are":[54,138],"limited,":[55],"trigger":[57,142,166,180],"circuitry":[58],"used":[60],"to":[61,66,113,149,170,174,192],"only":[62],"record":[63],"related":[65],"specific":[67],"events":[68],"execution.":[71],"However,":[72],"debugging,":[74],"recompilation":[77],"required":[79],"on":[80],"modifying":[81],"these":[82],"instruments.":[83],"This":[84,122],"can":[85,189],"be":[86,190],"very":[87],"slow,":[88],"reducing":[89],"productivity.":[91,211],"In":[92],"this":[93,171],"article,":[94],"we":[95],"propose":[96],"non-intrusive":[98],"rapid":[100],"triggering":[101,195],"solution":[102],"with":[103,132],"tailored":[105],"overlay":[106,123,152,173,187],"fabric":[107,153,188],"mapping":[109,167],"algorithm":[110],"seeks":[112],"enable":[114],"fast":[115],"iterations":[117],"without":[118],"performing":[119],"recompilation.":[121],"specialized":[125,172],"small":[127],"combinational":[128,177],"sequential":[130,179],"circuits":[131,137],"single":[134],"output;":[135],"such":[136],"typical":[139],"common":[141],"functions.":[143],"We":[144],"present":[145],"an":[146],"adaptive":[147],"strategy":[148],"construct":[150],"using":[154],"spare":[155],"FPGA":[156],"resources":[157],"at":[158],"compile":[159],"time.":[160],"At":[161],"time,":[163],"our":[164],"proposed":[165],"algorithms":[168],"adapt":[169],"implement":[176],"circuits.":[181],"Our":[182],"results":[183],"show":[184],"reconfigured":[191],"map":[193],"different":[194],"scenarios":[196],"less":[198],"than":[199],"40s":[200],"instead":[201],"recompiling":[203],"iterations,":[208],"increasing":[209]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}