{"id":"https://openalex.org/W2908215082","doi":"https://doi.org/10.1145/3240302.3240321","title":"Linking parallel algorithmic thinking to many-core memory systems and speedups for boosted decision trees","display_name":"Linking parallel algorithmic thinking to many-core memory systems and speedups for boosted decision trees","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908215082","doi":"https://doi.org/10.1145/3240302.3240321","mag":"2908215082"},"language":"en","primary_location":{"id":"doi:10.1145/3240302.3240321","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240321","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041185964","display_name":"James Edwards","orcid":"https://orcid.org/0000-0001-6958-5367"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James A. Edwards","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013018127","display_name":"Uzi Vishkin","orcid":"https://orcid.org/0000-0003-0713-2674"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uzi Vishkin","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041185964"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18039599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":null,"first_page":"161","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.878204345703125},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.7371374368667603},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6265257000923157},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6019619703292847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5938528776168823},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5715458989143372},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.487956702709198},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.46539342403411865},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4300896227359772},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41057026386260986},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19628974795341492},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19269105792045593},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14922857284545898}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.878204345703125},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.7371374368667603},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6265257000923157},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6019619703292847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5938528776168823},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5715458989143372},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.487956702709198},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.46539342403411865},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4300896227359772},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41057026386260986},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19628974795341492},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19269105792045593},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14922857284545898},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3240302.3240321","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3240302.3240321","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1979527452","https://openalex.org/W1987356990","https://openalex.org/W2010432227","https://openalex.org/W2125816831","https://openalex.org/W2157158468","https://openalex.org/W2183057791","https://openalex.org/W2295598076","https://openalex.org/W2515029334","https://openalex.org/W2604808181","https://openalex.org/W3102476541"],"related_works":["https://openalex.org/W2947723533","https://openalex.org/W2060481832","https://openalex.org/W2131557467","https://openalex.org/W4242955857","https://openalex.org/W2160101196","https://openalex.org/W2164437215","https://openalex.org/W3173769229","https://openalex.org/W2169256459","https://openalex.org/W2159064178","https://openalex.org/W4240749393"],"abstract_inverted_index":{"The":[0],"current":[1,9],"focus":[2],"of":[3,42,53,67],"research":[4],"on":[5,37],"parallel":[6,57],"computing":[7],"takes":[8],"commercial":[10],"hardware":[11],"for":[12],"granted.":[13],"Here,":[14],"we":[15,101],"consider":[16],"an":[17],"alternative":[18],"approach:":[19],"start":[20],"with":[21],"a":[22,28,71],"time-tested":[23],"algorithmic":[24],"theory":[25],"and":[26,32,56,59,92],"develop":[27],"supporting":[29],"computer":[30,44],"architecture":[31,41,69,91],"toolchain.":[33],"This":[34],"paper":[35],"focuses":[36],"the":[38,62],"hybrid":[39,98],"memory":[40,81,90,99],"this":[43,68,97],"platform,":[45],"which":[46],"is":[47,70],"designed":[48],"to":[49,79,96],"efficiently":[50],"support":[51],"execution":[52],"both":[54],"serial":[55],"code":[58],"switching":[60],"between":[61],"two.":[63],"A":[64],"key":[65],"part":[66],"flexible":[72],"all-to-all":[73],"interconnection":[74],"network":[75],"that":[76],"connects":[77],"processors":[78],"shared":[80],"modules.":[82],"To":[83],"understand":[84],"some":[85],"recent":[86],"advances":[87],"in":[88],"GPU":[89],"how":[93],"they":[94],"relate":[95],"architecture,":[100],"use":[102],"microbenchmarks":[103],"including":[104],"list":[105],"ranking.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}