{"id":"https://openalex.org/W2908010746","doi":"https://doi.org/10.1145/3240302.3240319","title":"HMCTherm","display_name":"HMCTherm","publication_year":2018,"publication_date":"2018-10-01","ids":{"openalex":"https://openalex.org/W2908010746","doi":"https://doi.org/10.1145/3240302.3240319","mag":"2908010746"},"language":"en","primary_location":{"id":"doi:10.1145/3240302.3240319","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3240302.3240319","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3240302.3240319","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3240302.3240319","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619257","display_name":"Zhiyuan Yang","orcid":"https://orcid.org/0000-0002-2250-7959"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Zhiyuan Yang","raw_affiliation_strings":["Synopsys Inc., Sunnyvale"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Sunnyvale","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077915520","display_name":"Michael Zuzak","orcid":"https://orcid.org/0000-0003-0356-9393"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Zuzak","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2203,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41919664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7654058933258057},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7569419145584106},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5817825794219971},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5225859880447388},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.44831541180610657},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3758530020713806},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32752126455307007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32735806703567505},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2290922999382019},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20220112800598145},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12092435359954834}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7654058933258057},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569419145584106},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5817825794219971},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5225859880447388},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44831541180610657},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3758530020713806},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32752126455307007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32735806703567505},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2290922999382019},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20220112800598145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12092435359954834},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3240302.3240319","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3240302.3240319","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3240302.3240319","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3240302.3240319","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3240302.3240319","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3240302.3240319","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7300000190734863}],"awards":[{"id":"https://openalex.org/G2541711857","display_name":"SI2-SSE: 3DSIM: A Unified Framework for 3D CPU Co-Simulation","funder_award_id":"1642424","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2908010746.pdf","grobid_xml":"https://content.openalex.org/works/W2908010746.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1548066750","https://openalex.org/W1680011003","https://openalex.org/W1963998358","https://openalex.org/W1970426108","https://openalex.org/W1979432047","https://openalex.org/W1981220134","https://openalex.org/W2055094346","https://openalex.org/W2103742924","https://openalex.org/W2107304970","https://openalex.org/W2117236903","https://openalex.org/W2118742653","https://openalex.org/W2119092821","https://openalex.org/W2119435553","https://openalex.org/W2122577223","https://openalex.org/W2128414660","https://openalex.org/W2129960401","https://openalex.org/W2143807959","https://openalex.org/W2145021036","https://openalex.org/W2162639668","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2171148960","https://openalex.org/W2290450300","https://openalex.org/W2516430887","https://openalex.org/W2587180584","https://openalex.org/W2761132374","https://openalex.org/W3004383742","https://openalex.org/W3008756550","https://openalex.org/W4230104114","https://openalex.org/W4251362763"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W1648516568","https://openalex.org/W2384410913","https://openalex.org/W361036515","https://openalex.org/W2269474412"],"abstract_inverted_index":{"The":[0],"hybrid":[1],"memory":[2,11],"cube":[3],"(HMC)":[4],"is":[5,13],"a":[6,68,119],"type":[7],"of":[8,21,29,44,70,104,128],"3D":[9],"stacked":[10],"which":[12,89],"promising":[14],"to":[15,62,100,112,135],"overcome":[16],"the":[17,22,26,30,38,45,76,101,123,126,136,145],"\"memory":[18],"wall\"":[19],"problem":[20],"conventional":[23,94,137],"DRAM.":[24],"However,":[25,79],"operating":[27],"temperature":[28],"HMC":[31,124],"can":[32,142],"be":[33,73],"very":[34,97],"high":[35],"thus":[36],"degrading":[37],"performance":[39],"and":[40,106,131],"even":[41],"causing":[42],"malfunction":[43],"HMC.":[46],"Therefore,":[47],"fine-grained":[48],"thermal-aware":[49],"management":[50],"(TM)":[51],"techniques":[52],"for":[53,83,122],"HMCs":[54,84],"are":[55,96],"gaining":[56],"increasing":[57],"research":[58],"interests.":[59],"In":[60,110],"order":[61,111],"design":[63],"an":[64],"efficient":[65],"TM":[66,81,138],"technique,":[67],"myriad":[69],"simulations":[71,82],"should":[72],"performed":[74],"at":[75],"early":[77],"stage.":[78],"current":[80],"depend":[85],"on":[86],"complex":[87],"frameworks":[88,95],"involve":[90],"different":[91],"tools.":[92],"These":[93],"inefficient":[98],"due":[99],"heavy":[102],"workload":[103],"generating":[105],"transferring":[107],"intermediate":[108],"data.":[109],"address":[113],"this":[114],"problem,":[115],"we":[116],"propose":[117],"HMCTherm,":[118],"cycle-accurate":[120],"simulator":[121],"with":[125],"integration":[127],"detailed":[129],"power":[130],"thermal":[132],"estimation.":[133],"Compared":[134],"simulation":[139,146],"framework,":[140],"HMCTherm":[141],"significantly":[143],"improve":[144],"efficiency":[147],"by":[148],"avoiding":[149],"redundant":[150],"interface":[151],"process.":[152]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2019-01-11T00:00:00"}